JPS56100514A - Delay circuit - Google Patents

Delay circuit

Info

Publication number
JPS56100514A
JPS56100514A JP397980A JP397980A JPS56100514A JP S56100514 A JPS56100514 A JP S56100514A JP 397980 A JP397980 A JP 397980A JP 397980 A JP397980 A JP 397980A JP S56100514 A JPS56100514 A JP S56100514A
Authority
JP
Japan
Prior art keywords
inverter
connection point
stage
constituting
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP397980A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6134690B2 (enrdf_load_stackoverflow
Inventor
Ryuichi Sase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP397980A priority Critical patent/JPS56100514A/ja
Publication of JPS56100514A publication Critical patent/JPS56100514A/ja
Publication of JPS6134690B2 publication Critical patent/JPS6134690B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/26—Time-delay networks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
  • Pulse Circuits (AREA)
JP397980A 1980-01-16 1980-01-16 Delay circuit Granted JPS56100514A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP397980A JPS56100514A (en) 1980-01-16 1980-01-16 Delay circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP397980A JPS56100514A (en) 1980-01-16 1980-01-16 Delay circuit

Publications (2)

Publication Number Publication Date
JPS56100514A true JPS56100514A (en) 1981-08-12
JPS6134690B2 JPS6134690B2 (enrdf_load_stackoverflow) 1986-08-08

Family

ID=11572157

Family Applications (1)

Application Number Title Priority Date Filing Date
JP397980A Granted JPS56100514A (en) 1980-01-16 1980-01-16 Delay circuit

Country Status (1)

Country Link
JP (1) JPS56100514A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60224324A (ja) * 1984-04-23 1985-11-08 Nec Corp 出力バツフア回路
JPS61170129A (ja) * 1985-01-24 1986-07-31 Seikosha Co Ltd 出力インバ−タの貫通電流防止回路
FR2844404A1 (fr) * 2002-06-13 2004-03-12 Hewlett Packard Co Circuit de commande connecte a des circuits de mise en forme d'impulsions et son procede de fonctionnement
JP2008005367A (ja) * 2006-06-26 2008-01-10 Nec Electronics Corp 遅延回路

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60224324A (ja) * 1984-04-23 1985-11-08 Nec Corp 出力バツフア回路
JPS61170129A (ja) * 1985-01-24 1986-07-31 Seikosha Co Ltd 出力インバ−タの貫通電流防止回路
FR2844404A1 (fr) * 2002-06-13 2004-03-12 Hewlett Packard Co Circuit de commande connecte a des circuits de mise en forme d'impulsions et son procede de fonctionnement
US7239185B2 (en) 2002-06-13 2007-07-03 Hewlett-Packard Development Company, L.P. Driver circuit connected to pulse shaping circuitry
JP2008005367A (ja) * 2006-06-26 2008-01-10 Nec Electronics Corp 遅延回路

Also Published As

Publication number Publication date
JPS6134690B2 (enrdf_load_stackoverflow) 1986-08-08

Similar Documents

Publication Publication Date Title
ES8501582A1 (es) Procedimiento para la generacion de una corriente alterna a partir de corriente continua
JPS5693422A (en) Level-up circuit
JPS544560A (en) Semiconductor inverter circuit
ES2081854T3 (es) Disposicion de control para un sistema de carga electrico.
JPS56100514A (en) Delay circuit
CH645238GA3 (enrdf_load_stackoverflow)
JPS5616320A (en) Reference voltage supplying circuit
JPS5648721A (en) Integrated circuit
JPS56117388A (en) Address buffer circuit
JPS56168433A (en) Charge pump circuit
JPS6469266A (en) Three-phase pwm signal generation circuit for inverter device
JPS55115730A (en) Switching circuit
JPS542042A (en) Oscillation circuit
JPS5583340A (en) Buffer circuit
JPS56103537A (en) Level converting circuit
JPS5780264A (en) Double voltage generating circuit
JPS575432A (en) Delay time variable type logical gate circuit
JPS5778227A (en) Buffer circuit of complementary insulated gate field effect transistor
JPS562734A (en) Switching circuit
JPS5741040A (en) Interstage coupling method of electronic circuit
JPS5749371A (en) Inverter
JPS5532419A (en) Driving circuit for step motor
JPS5611680A (en) Semiconductor memory
JPS5786075A (en) Electronic circuit
JPS5534577A (en) Clock driver circuit