JPS5599864A - Absorbing unit for timing fluctuation - Google Patents
Absorbing unit for timing fluctuationInfo
- Publication number
- JPS5599864A JPS5599864A JP678079A JP678079A JPS5599864A JP S5599864 A JPS5599864 A JP S5599864A JP 678079 A JP678079 A JP 678079A JP 678079 A JP678079 A JP 678079A JP S5599864 A JPS5599864 A JP S5599864A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- frequency dividing
- timing
- data
- fed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
- H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
- H04J3/0629—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators in a network, e.g. in combination with switching or multiplexing, slip buffers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP678079A JPS5599864A (en) | 1979-01-22 | 1979-01-22 | Absorbing unit for timing fluctuation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP678079A JPS5599864A (en) | 1979-01-22 | 1979-01-22 | Absorbing unit for timing fluctuation |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5599864A true JPS5599864A (en) | 1980-07-30 |
JPS6138894B2 JPS6138894B2 (ja) | 1986-09-01 |
Family
ID=11647680
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP678079A Granted JPS5599864A (en) | 1979-01-22 | 1979-01-22 | Absorbing unit for timing fluctuation |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5599864A (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0213641A2 (en) * | 1985-09-04 | 1987-03-11 | Fujitsu Limited | Delay time adjusting method, circuit, and system |
FR2593337A1 (fr) * | 1986-01-23 | 1987-07-24 | Berlinet Denis | Dispositif de synchronisation d'un signal binaire avec elimination de gigue |
-
1979
- 1979-01-22 JP JP678079A patent/JPS5599864A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0213641A2 (en) * | 1985-09-04 | 1987-03-11 | Fujitsu Limited | Delay time adjusting method, circuit, and system |
FR2593337A1 (fr) * | 1986-01-23 | 1987-07-24 | Berlinet Denis | Dispositif de synchronisation d'un signal binaire avec elimination de gigue |
Also Published As
Publication number | Publication date |
---|---|
JPS6138894B2 (ja) | 1986-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5593329A (en) | Channel selection unit | |
JPS5599864A (en) | Absorbing unit for timing fluctuation | |
JPS57104329A (en) | Phase synchronizing circuit | |
FR2315736A1 (fr) | Systeme de transmission de signaux periodiques | |
JPS5696552A (en) | Erastic storage | |
JPS55162658A (en) | Synchronizing system in push-button telephone unit | |
ES451439A1 (es) | Un sistema de transmision para transmitir senales de reloj ysenales auxiliares desde un circuito emisor a por lo menos un circuito de recepcion. | |
JPS57162526A (en) | Phase synchronizing circuit | |
JPS5621440A (en) | Stuff synchronizing system | |
JPS5673946A (en) | Loop constituting system for data transmission system | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS5430060A (en) | Dislocation detecting circuit | |
JPS5599825A (en) | Phase variable circuit | |
JPS57181251A (en) | Data transmission system | |
JPS5687939A (en) | Phase synchronizing circuit | |
JPS5689149A (en) | Signal transmission system | |
JPS5690658A (en) | Compression system for japanese character data | |
JPS56153838A (en) | Method for converting sequential circuit into combinatorial circuit | |
JPS5748842A (en) | Frame synchronizing circuit | |
JPS568924A (en) | Synchronous type universal counter | |
FR2448174A1 (fr) | Recepteur de donnees programmable a fonctions multiples | |
JPS5675725A (en) | Checking system for clock forming circuit | |
JPS55157018A (en) | Digital control unit | |
JPS5621219A (en) | Request receiving and selecting unit | |
JPS5548828A (en) | Skew correction unit for magnetic tape unit |