JPS5599624A - Storing system for error informatiom - Google Patents
Storing system for error informatiomInfo
- Publication number
- JPS5599624A JPS5599624A JP617579A JP617579A JPS5599624A JP S5599624 A JPS5599624 A JP S5599624A JP 617579 A JP617579 A JP 617579A JP 617579 A JP617579 A JP 617579A JP S5599624 A JPS5599624 A JP S5599624A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- error
- microorder
- signal
- control part
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
PURPOSE: To realize omission of the intermediate buffer which memorizes the memory error, by giving the discontinuation to the microorder and then storing the memory error information into the work memory in case the memory access error is detected at the memory request control part.
CONSTITUTION: In case the error relating the memory access is detected at the memory request control part, both the stop and end signals are transmitted to the microorder control part. The microorder control part resets the reading register of the control memory via the stop signal to prevent the output of writing and reading indications WC and RC to be given to work memory WM1 by the microorder. Instead, writing signal 15 is delivered by the end signal, and memory access error detail information can be written into WM1. Input line 11 of the error information is selected to be the input of WM1 only in the latter half of the end signal, and signal 15 is delivered in the latter half of the end signal. In such way, the intermediate buffer can be omitted, thus decreasing the hardware quantity.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP617579A JPS5599624A (en) | 1979-01-24 | 1979-01-24 | Storing system for error informatiom |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP617579A JPS5599624A (en) | 1979-01-24 | 1979-01-24 | Storing system for error informatiom |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5599624A true JPS5599624A (en) | 1980-07-29 |
Family
ID=11631205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP617579A Pending JPS5599624A (en) | 1979-01-24 | 1979-01-24 | Storing system for error informatiom |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5599624A (en) |
-
1979
- 1979-01-24 JP JP617579A patent/JPS5599624A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55115121A (en) | Input and output control unit possible for duplicated recording | |
JPS5680872A (en) | Buffer memory control system | |
JPS5599624A (en) | Storing system for error informatiom | |
JPS57135500A (en) | Data memory protecting circuit | |
JPS55134442A (en) | Data transfer unit | |
JPS55105760A (en) | Memory control unit | |
JPS53129540A (en) | Display system of word processor | |
JPS55108027A (en) | Processor system | |
JPS567162A (en) | Memory sharing device for arithmetic control unit | |
JPS55105884A (en) | Address conversion device | |
JPS5621228A (en) | Date transfer system | |
JPS5478635A (en) | Data transfer control circuit | |
JPS5736488A (en) | Memory controller | |
JPS5672751A (en) | Data transfer buffer unit | |
JPS6431252A (en) | Data bus width transformer | |
JPS5442923A (en) | Buffer control system | |
JPS54156441A (en) | Data write-in system | |
JPS5597628A (en) | Information processor | |
JP2811728B2 (en) | I / O controller | |
JPS56155462A (en) | Voice output system for electronic register | |
JPS56168251A (en) | Data transfer buffer system | |
JPS57141747A (en) | Output control system for display screen | |
JPS5564693A (en) | Buffer memory unit | |
JPS56149626A (en) | Channel device | |
JPS5781650A (en) | Data processor |