JPS5538793A - Level converting phase splitting circuit using fet - Google Patents
Level converting phase splitting circuit using fetInfo
- Publication number
- JPS5538793A JPS5538793A JP10924479A JP10924479A JPS5538793A JP S5538793 A JPS5538793 A JP S5538793A JP 10924479 A JP10924479 A JP 10924479A JP 10924479 A JP10924479 A JP 10924479A JP S5538793 A JPS5538793 A JP S5538793A
- Authority
- JP
- Japan
- Prior art keywords
- fet
- latch
- level converting
- level
- phase splitting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356017—Bistable circuits using additional transistors in the input circuit
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4082—Address Buffers; level conversion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/01855—Interface arrangements synchronous, i.e. using clock signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356086—Bistable circuits with additional means for controlling the main nodes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Logic Circuits (AREA)
- Static Random-Access Memory (AREA)
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19782838817 DE2838817A1 (de) | 1978-09-06 | 1978-09-06 | Ttl-kompatible adressverriegelungsschaltung mit feldeffekttransistoren und entsprechendes betriebsverfahren |
DE2838817.2 | 1978-09-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5538793A true JPS5538793A (en) | 1980-03-18 |
JPS6028075B2 JPS6028075B2 (ja) | 1985-07-02 |
Family
ID=6048805
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP54109244A Expired JPS6028075B2 (ja) | 1978-09-06 | 1979-08-29 | Fetを用いたレベル変換/相補信号出力回路 |
Country Status (6)
Country | Link |
---|---|
US (1) | US4301381A (ja) |
EP (1) | EP0009085B1 (ja) |
JP (1) | JPS6028075B2 (ja) |
AT (1) | ATE2366T1 (ja) |
DE (2) | DE2838817A1 (ja) |
IT (1) | IT1162577B (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56130885A (en) * | 1980-03-18 | 1981-10-14 | Fujitsu Ltd | Address buffer circuit |
JPS5769335U (ja) * | 1980-10-14 | 1982-04-26 | ||
US4496857A (en) * | 1982-11-01 | 1985-01-29 | International Business Machines Corporation | High speed low power MOS buffer circuit for converting TTL logic signal levels to MOS logic signal levels |
US4559608A (en) * | 1983-01-21 | 1985-12-17 | Harris Corporation | Arithmetic logic unit |
US4645954A (en) * | 1985-10-21 | 1987-02-24 | International Business Machines Corp. | ECL to FET interface circuit for field effect transistor arrays |
US5012246A (en) * | 1990-01-31 | 1991-04-30 | International Business Machines Corporation | BiCMOS analog-to-digital converter with minimized metastability |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2420663B2 (de) * | 1974-04-29 | 1977-02-10 | Siemens AG, 1000 Berlin und 8000 München | Regenerier- und bewerterschaltung und verfahren zu ihrer herstellung |
US3969706A (en) * | 1974-10-08 | 1976-07-13 | Mostek Corporation | Dynamic random access memory misfet integrated circuit |
US4000413A (en) * | 1975-05-27 | 1976-12-28 | Intel Corporation | Mos-ram |
US4038567A (en) * | 1976-03-22 | 1977-07-26 | International Business Machines Corporation | Memory input signal buffer circuit |
JPS5914827B2 (ja) * | 1976-08-23 | 1984-04-06 | 株式会社日立製作所 | アドレス選択システム |
JPS6012717B2 (ja) * | 1976-09-10 | 1985-04-03 | 日本電気株式会社 | 絶縁ゲ−ト型電界効果トランジスタを用いた半導体回路 |
-
1978
- 1978-09-06 DE DE19782838817 patent/DE2838817A1/de not_active Withdrawn
-
1979
- 1979-07-16 AT AT79102454T patent/ATE2366T1/de not_active IP Right Cessation
- 1979-07-16 EP EP79102454A patent/EP0009085B1/de not_active Expired
- 1979-07-16 DE DE7979102454T patent/DE2964606D1/de not_active Expired
- 1979-08-14 US US06/066,595 patent/US4301381A/en not_active Expired - Lifetime
- 1979-08-29 IT IT25328/79A patent/IT1162577B/it active
- 1979-08-29 JP JP54109244A patent/JPS6028075B2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
DE2838817A1 (de) | 1980-03-20 |
EP0009085A1 (de) | 1980-04-02 |
EP0009085B1 (de) | 1983-01-26 |
ATE2366T1 (de) | 1983-02-15 |
IT1162577B (it) | 1987-04-01 |
JPS6028075B2 (ja) | 1985-07-02 |
DE2964606D1 (en) | 1983-03-03 |
IT7925328A0 (it) | 1979-08-29 |
US4301381A (en) | 1981-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5334438A (en) | Semiconductor circuit using insulating gate type field effect transistor | |
KR920003135A (ko) | 전압 증배기 | |
DK151754C (da) | Digital fasereguleringskobling med en hjaelpekobling | |
SE8802553D0 (sv) | Komparatorkrets | |
JPS5538793A (en) | Level converting phase splitting circuit using fet | |
JPS57168518A (en) | Clock signal generating circuit | |
JPS5561144A (en) | Logic circuit | |
DE3365352D1 (en) | Fast digital sample resolution circuit | |
JPS54128258A (en) | Fm detection circuit | |
SE8505870L (sv) | Styrkrets | |
JPS54127357A (en) | Integrated circuit device | |
GB1464842A (en) | Resettable toggle flip-flop | |
KR900006898Y1 (ko) | 키보드의 키 잠금회로 | |
FR2433263A1 (fr) | Agencement de circuit pour le declenchement de composants a declenchement par un bord | |
SU587622A1 (ru) | Ключ | |
KR890016765A (ko) | 시차를 갖는 전원공급 리세트신호 발생회로 | |
EP0203700A3 (en) | Logic level translators | |
SE8001392L (sv) | Fordrojningskrets | |
JPS55112059A (en) | Clock extracting circuit | |
JPS56152381A (en) | Special effect device | |
JPS5450231A (en) | Encode circuit for contactless switch | |
JPS5582329A (en) | First-come decision system of interface switch | |
JPS5511624A (en) | Holding device of multiple selection signal | |
FR2368181A1 (fr) | Dispositif de remise a zero | |
JPS6486271A (en) | Accumulator |