JPS5538075A - Wiring - Google Patents
WiringInfo
- Publication number
- JPS5538075A JPS5538075A JP11199378A JP11199378A JPS5538075A JP S5538075 A JPS5538075 A JP S5538075A JP 11199378 A JP11199378 A JP 11199378A JP 11199378 A JP11199378 A JP 11199378A JP S5538075 A JPS5538075 A JP S5538075A
- Authority
- JP
- Japan
- Prior art keywords
- layers
- wire
- metallic
- substrate
- metallic layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
PURPOSE: To obtain higher integration and dnsity in an IC or a LSI by forming upper and lower wire layers on the surface of a substrate with steep and deep grooves and on the groove bottoms and dividing each wire layer in the direction of the substrate thickness.
CONSTITUTION: A metallic layer pattern 12 composed of Al, etc. is formed on a substrate 11 of SiO2,Si, etc., active spatter etching by CF4 gas, etc. is carried out using this metallic layer pattern as a mask and grooves 13 with steep slopes 13a are formed. At this time the metallic masks 12 become dull and part of them hang over each groove. Wire materials such as Al, poly Si,Mo, etc. are let to adhere to these metallic layers 12 in the mask of the layers and upper and lower wire layers 14,15 are formed on the metallic layer surface and the groove bottoms. Therefore, the spaces between the upper and the lower wrie layers are allowed to partially be overlapped in two dimensions but separated in three dimensions and the wire density can be improved.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11199378A JPS5538075A (en) | 1978-09-12 | 1978-09-12 | Wiring |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11199378A JPS5538075A (en) | 1978-09-12 | 1978-09-12 | Wiring |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5538075A true JPS5538075A (en) | 1980-03-17 |
JPS611891B2 JPS611891B2 (en) | 1986-01-21 |
Family
ID=14575249
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11199378A Granted JPS5538075A (en) | 1978-09-12 | 1978-09-12 | Wiring |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5538075A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5727047A (en) * | 1980-07-25 | 1982-02-13 | Seiko Epson Corp | Semiconductor device |
JPS5730345A (en) * | 1980-07-31 | 1982-02-18 | Seiko Epson Corp | Semiconductor device |
JPS5731160A (en) * | 1980-08-01 | 1982-02-19 | Seiko Epson Corp | Semiconductor device |
JPS5773970A (en) * | 1980-10-28 | 1982-05-08 | Seiko Epson Corp | Semiconductor device |
JPS6357776U (en) * | 1986-10-01 | 1988-04-18 |
-
1978
- 1978-09-12 JP JP11199378A patent/JPS5538075A/en active Granted
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5727047A (en) * | 1980-07-25 | 1982-02-13 | Seiko Epson Corp | Semiconductor device |
JPS5730345A (en) * | 1980-07-31 | 1982-02-18 | Seiko Epson Corp | Semiconductor device |
JPS5731160A (en) * | 1980-08-01 | 1982-02-19 | Seiko Epson Corp | Semiconductor device |
JPS5773970A (en) * | 1980-10-28 | 1982-05-08 | Seiko Epson Corp | Semiconductor device |
JPS6357776U (en) * | 1986-10-01 | 1988-04-18 |
Also Published As
Publication number | Publication date |
---|---|
JPS611891B2 (en) | 1986-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57204133A (en) | Manufacture of semiconductor integrated circuit | |
JPS6467945A (en) | Wiring layer formed on buried dielectric and manufacture thereof | |
GB1526717A (en) | Process for forming an aluminium containing conductor structure | |
JPS5538075A (en) | Wiring | |
JPS5748249A (en) | Semiconductor device | |
JPS5350986A (en) | Josephson integrated circuit by multilayer structure | |
JPS5731155A (en) | Manufacture of semiconductor device | |
JPS54161285A (en) | Manufacture of semiconductor device | |
JPS5374392A (en) | Multi-layer coat formation method | |
JPS5538061A (en) | Bridging wiring method | |
JPS5513905A (en) | Manufacturing method of minute multi-layer wiring | |
JPS5575219A (en) | Manufacturing semiconductor | |
JPS5772331A (en) | Manufacture of semiconductor device | |
JPS554970A (en) | Formation of electrode or wiring layer on substrate | |
JPS5662337A (en) | Production of wiring and electrode | |
JPS57177973A (en) | Formation of simulated etching pattern | |
JPS5227391A (en) | Contact forming method of semiconductor device | |
JPS5648151A (en) | Wiring formation of semiconductor device | |
JPS5486287A (en) | Integrated-circuit device | |
JPS5578543A (en) | Semiconductor with insulating-film separated construction | |
JPS551131A (en) | Formation of wiring pattern | |
JPS54113277A (en) | Production of semiconductor device | |
JPS53123076A (en) | Production of semiconductor elements | |
JPS571243A (en) | Manufacture of semiconductor device | |
JPS54158183A (en) | Manufacture of semiconductor device |