JPS55120154A - Integrated semiconductor device and method of fabricating the same - Google Patents

Integrated semiconductor device and method of fabricating the same

Info

Publication number
JPS55120154A
JPS55120154A JP2808679A JP2808679A JPS55120154A JP S55120154 A JPS55120154 A JP S55120154A JP 2808679 A JP2808679 A JP 2808679A JP 2808679 A JP2808679 A JP 2808679A JP S55120154 A JPS55120154 A JP S55120154A
Authority
JP
Japan
Prior art keywords
transistors
heat dissipating
elements
back surfaces
same
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2808679A
Other languages
Japanese (ja)
Other versions
JPS5940292B2 (en
Inventor
Masami Yokozawa
Hiroyuki Fujii
Kenichi Tateno
Yukio Hatakeyama
Mikio Nishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP54028086A priority Critical patent/JPS5940292B2/en
Publication of JPS55120154A publication Critical patent/JPS55120154A/en
Publication of JPS5940292B2 publication Critical patent/JPS5940292B2/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

PURPOSE:To equalize the heat dissipating characteristics of two complementary polar transistors formed in an integrated circuit device by fixing heat dissipating elements to the same plane in such a manner that the back surfaces of the elements are exposed when forming the integrated circuit device using the two transistors. CONSTITUTION:When heat dissipating elements are secured to the back surfaces of complementary polar transistors 2, 4, respectively, two elements 6, 7 of the same shape with the same height are fixed to the back surfaces of the transistors 2, 4, respectively using bonding solder 8 instead of one common heat dissipating element. Then, the surface sides of the transistors 2, 4 are molded with resin 5 so that the back surfaces of the elements 6, 7 are exposed with external atmosphere. Thus, unbalanced heat dissipating characteristics are eliminated between the transistors 2 and 4 to improve the reliability of the transistors.
JP54028086A 1979-03-09 1979-03-09 Integrated semiconductor device and its manufacturing method Expired JPS5940292B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54028086A JPS5940292B2 (en) 1979-03-09 1979-03-09 Integrated semiconductor device and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54028086A JPS5940292B2 (en) 1979-03-09 1979-03-09 Integrated semiconductor device and its manufacturing method

Publications (2)

Publication Number Publication Date
JPS55120154A true JPS55120154A (en) 1980-09-16
JPS5940292B2 JPS5940292B2 (en) 1984-09-29

Family

ID=12238964

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54028086A Expired JPS5940292B2 (en) 1979-03-09 1979-03-09 Integrated semiconductor device and its manufacturing method

Country Status (1)

Country Link
JP (1) JPS5940292B2 (en)

Also Published As

Publication number Publication date
JPS5940292B2 (en) 1984-09-29

Similar Documents

Publication Publication Date Title
FR2107213A5 (en)
CA941980A (en) Flip chip module with non-uniform solder wettable areas on the substrate
KR930001365A (en) Composite flip chip semiconductor device, fabrication and burn-in method
FR2326039A1 (en) CONDUCTIVE FRAME FOR SEMICONDUCTORS
KR920010761A (en) Semiconductor device mounting method
GB1292636A (en) Semiconductor devices and methods for their fabrication
GB1350215A (en) Method of manufacturing an integrated circuit device
JPS56137665A (en) Semiconductor device
GB1338188A (en) Method of assembling a semiconductor device
JPS55120154A (en) Integrated semiconductor device and method of fabricating the same
JPH0263142A (en) Molded package and its manufacture
JPS56114361A (en) Semiconductor container
JPS57176738A (en) Connecting structure for flip chip
JPS5617050A (en) Semiconductor device
JPS6480055A (en) Resin sealed semiconductor device
KR920007131A (en) Semiconductor devices
US3621114A (en) Lead frame configuration
JPS56146263A (en) Manufacture of semiconductor device
JPS53110371A (en) Ceramic package type semiconductor device
JPS6459843A (en) Semiconductor device
JPS5637662A (en) Semiconductor device
JPS6455291A (en) Integrated circuit device
JPS55165662A (en) Semiconductor device
JPS56164558A (en) Manufactue of semiconductor device
GB1156146A (en) Method of making Contact to Semiconductor Components