JPS55104116A - Tap control circuit of individual write-in ram system - Google Patents

Tap control circuit of individual write-in ram system

Info

Publication number
JPS55104116A
JPS55104116A JP1129779A JP1129779A JPS55104116A JP S55104116 A JPS55104116 A JP S55104116A JP 1129779 A JP1129779 A JP 1129779A JP 1129779 A JP1129779 A JP 1129779A JP S55104116 A JPS55104116 A JP S55104116A
Authority
JP
Japan
Prior art keywords
write
ram
circuit
tap
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1129779A
Other languages
English (en)
Inventor
Hiroshi Tokimasa
Kiyohiro Yamazaki
Toru Taniguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP1129779A priority Critical patent/JPS55104116A/ja
Publication of JPS55104116A publication Critical patent/JPS55104116A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H15/00—Transversal filters
    • H03H15/02—Transversal filters using analogue shift registers

Landscapes

  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
JP1129779A 1979-02-02 1979-02-02 Tap control circuit of individual write-in ram system Pending JPS55104116A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1129779A JPS55104116A (en) 1979-02-02 1979-02-02 Tap control circuit of individual write-in ram system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1129779A JPS55104116A (en) 1979-02-02 1979-02-02 Tap control circuit of individual write-in ram system

Publications (1)

Publication Number Publication Date
JPS55104116A true JPS55104116A (en) 1980-08-09

Family

ID=11774053

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1129779A Pending JPS55104116A (en) 1979-02-02 1979-02-02 Tap control circuit of individual write-in ram system

Country Status (1)

Country Link
JP (1) JPS55104116A (ja)

Similar Documents

Publication Publication Date Title
JPS5580164A (en) Main memory constitution control system
JPS5592012A (en) Variable delay circuit
JPS5448515A (en) Automatic rhythm player
JPS55104116A (en) Tap control circuit of individual write-in ram system
JPS5447438A (en) Control system for scratch memory
JPS56156978A (en) Memory control system
JPS5714957A (en) Memory device
JPS5443630A (en) Memory access control system
JPS55105760A (en) Memory control unit
JPS55104117A (en) Tap control circuit of random designation ram system
JPS57117056A (en) Microcomputer device
JPS57127982A (en) Memory address system
JPS53132231A (en) Control unit for data write-in
JPS5733472A (en) Memory access control system
JPS5447444A (en) Memory unit
JPS5447445A (en) Memory unit
JPS5542442A (en) Multi-frequency signal transmission system
JPS5533282A (en) Buffer control system
JPS5611683A (en) Control system for refresh read-in write-in
JPS5487023A (en) Address setting method for memory unit
ATE13230T1 (de) Schaltungsanordnung zum verarbeiten von daten in einer aus zentralprozessor, arbeitsspeicher und dazwischen angeordnetem pufferspeicher bestehenden datenverarbeitungsanlage.
JPS54102938A (en) Pattern generator for logic circuit test
JPS57176464A (en) Data transfer system
JPS55122285A (en) Substitute control system in buffer memory
JPS54144144A (en) Buffer memory control system