JPS5453876A - Non-volatile semiconductor memory device - Google Patents
Non-volatile semiconductor memory deviceInfo
- Publication number
- JPS5453876A JPS5453876A JP12024977A JP12024977A JPS5453876A JP S5453876 A JPS5453876 A JP S5453876A JP 12024977 A JP12024977 A JP 12024977A JP 12024977 A JP12024977 A JP 12024977A JP S5453876 A JPS5453876 A JP S5453876A
- Authority
- JP
- Japan
- Prior art keywords
- layers
- oxide film
- column direction
- continuous
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Non-Volatile Memory (AREA)
Abstract
PURPOSE:To reduce the occurrence of defects and increase the scale of integration by forming the drains and sources of the respective memory elements with the impurity doped layers continuous respectively in the column direction and forming the external gates with the conductor layers continuous in the row direction. CONSTITUTION:A thick field oxide film 12 for element isolation is formed on a Si substrate 11 and first polycrystalline Si layers 13 continuous in the column direction to become floating gates are formed therebetween by way of a gate oxide film. Next, the layers 13 are covered with an oxide film and with this and the film 12 as a mask, ions are implated, forming sources 14, drains 15 of a high impurity concentration continuous in the column direction. Therafter, second polycrystalline Si layers 16 which become external gates are formed continuously in the row direction and with these as a mask, etching is performed to self-align the first layer 13, whereby the isolated floating gates are also obtained in the column direction. After these, the surface is covered with a CVD oxide film, and is then opened with contact holes, where A wirings are attached.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12024977A JPS5453876A (en) | 1977-10-06 | 1977-10-06 | Non-volatile semiconductor memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12024977A JPS5453876A (en) | 1977-10-06 | 1977-10-06 | Non-volatile semiconductor memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5453876A true JPS5453876A (en) | 1979-04-27 |
Family
ID=14781516
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12024977A Pending JPS5453876A (en) | 1977-10-06 | 1977-10-06 | Non-volatile semiconductor memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5453876A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0109853A2 (en) * | 1982-11-23 | 1984-05-30 | American Microsystems, Incorporated | Semiconductor memory devices and methods for making the same |
-
1977
- 1977-10-06 JP JP12024977A patent/JPS5453876A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0109853A2 (en) * | 1982-11-23 | 1984-05-30 | American Microsystems, Incorporated | Semiconductor memory devices and methods for making the same |
EP0109853A3 (en) * | 1982-11-23 | 1985-06-26 | American Microsystems, Incorporated | Semiconductor memory devices and methods for making the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4443811A (en) | CMOS Integrated circuit device | |
US3897282A (en) | Method of forming silicon gate device structures with two or more gate levels | |
JPS5736844A (en) | Semiconductor device | |
JPS5696850A (en) | Semiconductor device and manufacture thereof | |
JPS5643749A (en) | Semiconductor device and its manufacture | |
JPS5649570A (en) | Semiconductor memory and its manufacturing process | |
JPS5650535A (en) | Manufacture of semiconductor device | |
JPS5736842A (en) | Semiconductor integrated circuit device | |
JPS5453876A (en) | Non-volatile semiconductor memory device | |
JPS5742169A (en) | Production of semiconductor device | |
JPS6484659A (en) | Manufacture of semiconductor device | |
JPS5521102A (en) | Semiconductor memory cell | |
JPS567482A (en) | Manufacturing of semiconductor device | |
JPS577967A (en) | Structure of mos transistor and manufacture thereof | |
JPS577153A (en) | Preparation of semiconductor device | |
JPS6459862A (en) | Field-effect transistor | |
JPS577948A (en) | Semiconductor device and its manufacture | |
JPS6489366A (en) | Semiconductor device | |
JPS5471585A (en) | Production of multilayer polysilicon mos semiconductor device | |
JPS568846A (en) | Semiconductor integrated circuit | |
JPS55153370A (en) | Manufacturing method of semiconductor device | |
JPS577968A (en) | Semiconductor device | |
JPS5753958A (en) | Semiconductor device | |
JPS56142674A (en) | Semiconductor memory device | |
JPS5464480A (en) | Semiconductor device |