JPS5448446A - Memory unit control system - Google Patents
Memory unit control systemInfo
- Publication number
- JPS5448446A JPS5448446A JP8158277A JP8158277A JPS5448446A JP S5448446 A JPS5448446 A JP S5448446A JP 8158277 A JP8158277 A JP 8158277A JP 8158277 A JP8158277 A JP 8158277A JP S5448446 A JPS5448446 A JP S5448446A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- speed
- different
- digit location
- mmd
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
Abstract
PURPOSE:To enable the control of memory different in speed and to simplify the unit, by using shift registers, in the information processing system including a plurality of memory devices different in speed. CONSTITUTION:In the information processing system including the processor interpreting and executing the program stored in the memory devices MMa to MMd which are different in speed and the memory control cirucit external the processor or internal it, the memory unit control circuit is provided with shift registers 19 shifting toward 1 at all times. Further, at the initiation of access of the memory units, the digit location set section inputting the memory access initiation information to the digit location for different registers corresponding to the speed of the memory units MMa to MMd is constituted, and the short circuits 7a to 7d selecting and shortening the digit location and the memory start signal forming circuit 3 and AND circuits 12, 14 to 17 are provided.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP52081582A JPS5821735B2 (en) | 1977-07-08 | 1977-07-08 | Memory device control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP52081582A JPS5821735B2 (en) | 1977-07-08 | 1977-07-08 | Memory device control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5448446A true JPS5448446A (en) | 1979-04-17 |
JPS5821735B2 JPS5821735B2 (en) | 1983-05-02 |
Family
ID=13750302
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP52081582A Expired JPS5821735B2 (en) | 1977-07-08 | 1977-07-08 | Memory device control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5821735B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63140353A (en) * | 1986-12-02 | 1988-06-11 | Nec Corp | Main memory access control system |
US5194943A (en) * | 1990-11-06 | 1993-03-16 | Hitachi, Ltd. | Video camera having a γ-correction circuit for correcting level characteristics of a luminance signal included in a video signal |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01117439U (en) * | 1988-01-27 | 1989-08-08 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4917938A (en) * | 1972-04-06 | 1974-02-16 | ||
JPS5235946A (en) * | 1975-09-16 | 1977-03-18 | Hitachi Ltd | Memory control unit |
JPS5247330A (en) * | 1975-10-13 | 1977-04-15 | Fujitsu Ltd | Storage control system |
-
1977
- 1977-07-08 JP JP52081582A patent/JPS5821735B2/en not_active Expired
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4917938A (en) * | 1972-04-06 | 1974-02-16 | ||
JPS5235946A (en) * | 1975-09-16 | 1977-03-18 | Hitachi Ltd | Memory control unit |
JPS5247330A (en) * | 1975-10-13 | 1977-04-15 | Fujitsu Ltd | Storage control system |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63140353A (en) * | 1986-12-02 | 1988-06-11 | Nec Corp | Main memory access control system |
US5194943A (en) * | 1990-11-06 | 1993-03-16 | Hitachi, Ltd. | Video camera having a γ-correction circuit for correcting level characteristics of a luminance signal included in a video signal |
Also Published As
Publication number | Publication date |
---|---|
JPS5821735B2 (en) | 1983-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE7701783L (en) | MICRO-PROGRAM CONTROL DEVICE | |
JPS5448446A (en) | Memory unit control system | |
JPS54109872A (en) | Pla system of electronic type multifunction watch | |
JPS5487130A (en) | Conventional register access system | |
JPS5423343A (en) | Microprogram controller | |
JPS57164338A (en) | Selection circuit for priority | |
JPS5663606A (en) | Sequence control unit | |
JPS56153448A (en) | Microprogram control device | |
JPS5452442A (en) | Computer for designing material | |
JPS56105505A (en) | High-speed sequence control device with numerical operation function | |
JPS5533230A (en) | Microinstruction generator | |
JPS5533234A (en) | Program reconfiguration system of sequential controller | |
JPS5674762A (en) | Memory unit | |
JPS5491031A (en) | Timing controller | |
JPS55124806A (en) | Sequencing circuit of microcomputer | |
JPS5696356A (en) | Multimicroprocessor | |
JPS5474337A (en) | Microprogram controller | |
JPS533122A (en) | Input unit | |
JPS5699559A (en) | Memory control system | |
JPS569803A (en) | Sequence controller | |
JPS5428615A (en) | Write control system of pitch information | |
JPS5381032A (en) | Data process system | |
JPS5439541A (en) | Data processor | |
JPS5469918A (en) | Display unit | |
JPS5396642A (en) | Memory device |