JPS54148363A - Tri-state circuit - Google Patents
Tri-state circuitInfo
- Publication number
- JPS54148363A JPS54148363A JP5676578A JP5676578A JPS54148363A JP S54148363 A JPS54148363 A JP S54148363A JP 5676578 A JP5676578 A JP 5676578A JP 5676578 A JP5676578 A JP 5676578A JP S54148363 A JPS54148363 A JP S54148363A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- turned
- emitter
- terminal
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
- H03K19/0823—Multistate logic
- H03K19/0826—Multistate logic one of the states being the high impedance or floating state
Abstract
PURPOSE:To apply the high-level and low-level signals to the base of the transistor of the multi-emitter and one of the emitters each to turn off the transistor of the emitter-earthed base input of the next step and the buffer circuit and then to set the connection of the transistor and the buffer circuit to the high impedance. CONSTITUTION:In the case of terminal S at the high level, the operation is decided by the base potential of transistor Q3 of the multi-emitter to secure the operation in accordance with input I1 and I2. When terminal S features the low level, Q1 and Q2 are turned off with increment of the potential at node c. And Q3 is turned on and the current flows to terminal S with the base current of Q6 turned off at O. With Q3 turned on, node b features the low level with Q4 and Q5 truned off and output X features the high impedance. In this way, the high impedance state can be set only with multi-emitter terminal E2 of diode D1, D3 and Q3. As a result, the number of the element can be reduced with the transistors connecting to node b and c reduced, thus decreasing the parasitic capacity as well as the propagation delay time.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5676578A JPS54148363A (en) | 1978-05-12 | 1978-05-12 | Tri-state circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5676578A JPS54148363A (en) | 1978-05-12 | 1978-05-12 | Tri-state circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54148363A true JPS54148363A (en) | 1979-11-20 |
JPS6142898B2 JPS6142898B2 (en) | 1986-09-24 |
Family
ID=13036580
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5676578A Granted JPS54148363A (en) | 1978-05-12 | 1978-05-12 | Tri-state circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54148363A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6370497A (en) * | 1986-09-11 | 1988-03-30 | 松下電器産業株式会社 | Method of fitting electronic parts |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52155930A (en) * | 1976-06-18 | 1977-12-24 | Ncr Co | Reloadable capacitive memory array |
-
1978
- 1978-05-12 JP JP5676578A patent/JPS54148363A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52155930A (en) * | 1976-06-18 | 1977-12-24 | Ncr Co | Reloadable capacitive memory array |
Also Published As
Publication number | Publication date |
---|---|
JPS6142898B2 (en) | 1986-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB945379A (en) | Binary trigger | |
ATE68646T1 (en) | EMITTER COUPLED LOGIC CIRCUITS. | |
JPS54148363A (en) | Tri-state circuit | |
EP0132005A3 (en) | Voltage signal translator | |
EP0171280A3 (en) | High-fanout clock driver for low level gates | |
US3265906A (en) | Inverter circuit in which a coupling transistor functions similar to charge storage diode | |
GB845371A (en) | Improved semi-conductor logic units and networks composed thereof | |
JPS56137717A (en) | Current miller circuit | |
US3459974A (en) | High speed binary flip-flop | |
JPS5634233A (en) | Complementary level converting circuit | |
JPS5625831A (en) | Logic circuit | |
JPS5541067A (en) | Transistor circuit | |
KR840000940A (en) | Digital transition register | |
GB1252795A (en) | ||
GB887933A (en) | Improvements in or relating to electric logical circuits | |
JPS54128656A (en) | Flip flop circuit of current selection type | |
GB842130A (en) | Improvements in or relating to bistable transistor trigger circuits | |
JPS5754429A (en) | Logical circuit | |
JPS54111262A (en) | Complementary push-pull power amplifier | |
JPS5753152A (en) | Inverter circuit | |
JPH0328089B2 (en) | ||
JPS6420723A (en) | Semiconductor integrated circuit | |
JPS561769A (en) | Constant current circuit | |
JPS5556711A (en) | Variable gain amplifing circuit | |
JPS5686527A (en) | Data latch circuit |