JPS54123864A - Programmable logic array - Google Patents
Programmable logic arrayInfo
- Publication number
- JPS54123864A JPS54123864A JP3134078A JP3134078A JPS54123864A JP S54123864 A JPS54123864 A JP S54123864A JP 3134078 A JP3134078 A JP 3134078A JP 3134078 A JP3134078 A JP 3134078A JP S54123864 A JPS54123864 A JP S54123864A
- Authority
- JP
- Japan
- Prior art keywords
- line
- output
- signal
- logical
- array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Abstract
PURPOSE:To obtain the programmable logic array easy for inspection, by providing the selection section which outputs the logical product signal selected with the control signal at inspection and the AND array section taking the logical product of result from the interpretation circuit of the input signal. CONSTITUTION:When the logical value 1 is given from the control signal 35 to the decoder circuit section 30, the output line of the decoder 37 is at logical value 1 for one line according to the state of the input signal 36. When the signal 35 is 0, the output line 38 from the decoder 37 is into one state at the same time. Thus, the output of the circuit 37 is programmed so that the product item line 40 is exclusively selected at each cross point 39 of the AND array section 32. To the decoder circuit 31, only the input signal 41 is given and the output line 43 is at logical value 1 for one line according to the state of the signal 41. In the output 43, at each cross point 44 of the array 32, the logical product of the desired input signal is given on the product item line. The logical product signal from the line 40 is programmed so that the logical sum is obtained on the sum item line 46 at each cross point 45 of the OR array 33 and output is made from the output hold circut 34.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3134078A JPS54123864A (en) | 1978-03-17 | 1978-03-17 | Programmable logic array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3134078A JPS54123864A (en) | 1978-03-17 | 1978-03-17 | Programmable logic array |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54123864A true JPS54123864A (en) | 1979-09-26 |
Family
ID=12328501
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3134078A Pending JPS54123864A (en) | 1978-03-17 | 1978-03-17 | Programmable logic array |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54123864A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4818902A (en) * | 1985-12-09 | 1989-04-04 | Nixdorf Computer Ag | Integrated circuit component |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4871546A (en) * | 1971-12-27 | 1973-09-27 |
-
1978
- 1978-03-17 JP JP3134078A patent/JPS54123864A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4871546A (en) * | 1971-12-27 | 1973-09-27 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4818902A (en) * | 1985-12-09 | 1989-04-04 | Nixdorf Computer Ag | Integrated circuit component |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE9102361D0 (en) | PROGRAMMABLE FREQUENCY SPREADER | |
JPS54123864A (en) | Programmable logic array | |
ATE57803T1 (en) | PROGRAMMABLE CIRCUIT ARRANGEMENT. | |
JPS5338373A (en) | Ic for watch | |
GB1549102A (en) | Recircuilating memory with plural input output taps | |
JPS54154964A (en) | Programable counter | |
JPS54162945A (en) | Programable delay circuit | |
JPS57209503A (en) | Sequence controller | |
JPS55108057A (en) | Duplex control unit | |
JPS57191753A (en) | Register controlling system | |
JPS5521652A (en) | Logical integrated circuit | |
JPS55119724A (en) | Priority selection circuit | |
JPS56164440A (en) | Data train processing device | |
JPS57161904A (en) | Programmable logic array | |
JPS6433614A (en) | Memory selection control system | |
JPS5479530A (en) | Code converter | |
JPS5448132A (en) | Programable logic array | |
JPS5587201A (en) | Double system controller | |
JPS52130260A (en) | Data processing unit | |
JPS56145370A (en) | Logic circuit | |
JPS57207956A (en) | Data branching and joining circuit | |
JPS57119523A (en) | Programmable logic array | |
JPS57704A (en) | Processing circuit for digital set value | |
JPS57203335A (en) | Logical integrated circuit | |
JPS57203320A (en) | Sequence deciding circuit |