JPS54112132A - Initial load system of control memory unit - Google Patents

Initial load system of control memory unit

Info

Publication number
JPS54112132A
JPS54112132A JP2012578A JP2012578A JPS54112132A JP S54112132 A JPS54112132 A JP S54112132A JP 2012578 A JP2012578 A JP 2012578A JP 2012578 A JP2012578 A JP 2012578A JP S54112132 A JPS54112132 A JP S54112132A
Authority
JP
Japan
Prior art keywords
information
bit
circuit
registers
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012578A
Other languages
Japanese (ja)
Other versions
JPS5830680B2 (en
Inventor
Tsugio Miyake
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP53020125A priority Critical patent/JPS5830680B2/en
Publication of JPS54112132A publication Critical patent/JPS54112132A/en
Publication of JPS5830680B2 publication Critical patent/JPS5830680B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To prevent the misuse of an error recovery circuit by adding a discrimination bit, which indicates whether write information is control information with no need of rewriting after initial loading or data to be rewritten likely, to the write information.
CONSTITUTION: Initial loader 3 reads out initial information, which includes an inversion bit and a data region indication bit, from external medium 2 to write data registers 301, 302 and 309. At this time, inversion bit 302 is "0" invariably, region indication bit 309 to be written in a control information region is "0", and one to be written in a data region is "1". Loader 3 writes contents of registers 301 and 302 into control memory unit 1, and comparator circuit 304 compares information read out from it with write information of registers. In this case, the output of AND circuit 305 between both the inversion bit and region indication bit is compared with information of "0" cia signal line 331 from unit 1. In this constitution, the output of circuit 304 is "1" in case of proper writing and "0" in case of improper writing, and rechecked after being inverted by inverter circuit 303, thereby discriminating whether proper writing is made or not.
COPYRIGHT: (C)1979,JPO&Japio
JP53020125A 1978-02-23 1978-02-23 Control storage initial loading method Expired JPS5830680B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP53020125A JPS5830680B2 (en) 1978-02-23 1978-02-23 Control storage initial loading method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53020125A JPS5830680B2 (en) 1978-02-23 1978-02-23 Control storage initial loading method

Publications (2)

Publication Number Publication Date
JPS54112132A true JPS54112132A (en) 1979-09-01
JPS5830680B2 JPS5830680B2 (en) 1983-06-30

Family

ID=12018391

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53020125A Expired JPS5830680B2 (en) 1978-02-23 1978-02-23 Control storage initial loading method

Country Status (1)

Country Link
JP (1) JPS5830680B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0628951A (en) * 1992-04-08 1994-02-04 Asahi Natl Shomei Kk Rotary switch

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4881737U (en) * 1971-12-30 1973-10-05

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4881737U (en) * 1971-12-30 1973-10-05

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0628951A (en) * 1992-04-08 1994-02-04 Asahi Natl Shomei Kk Rotary switch

Also Published As

Publication number Publication date
JPS5830680B2 (en) 1983-06-30

Similar Documents

Publication Publication Date Title
JPS55105900A (en) Error correction/detection system
JPH01108653A (en) Memory content protection circuit
JPS5680872A (en) Buffer memory control system
JPS54112132A (en) Initial load system of control memory unit
JPS56127262A (en) Peripheral storage controller
JPS56137594A (en) Control system for nonvolatile memory
JPS5744294A (en) Alternating memory control system
JPS5537625A (en) Data storing read system
JPS57200984A (en) Information stack system
JPS54129948A (en) Data processor
JPS563485A (en) Buffer memory device
JPS554757A (en) Error control system of memory unit
JPS5736500A (en) Memory check system
JPS5424612A (en) Error detecting system of data memory device
JPS56114057A (en) Record and reproduction system of program and data
JPS57212606A (en) Magnetic card recording system
JPS54142942A (en) Address checking system
JPS5617442A (en) Parity error processing system
JPS5729164A (en) Computer system
JPS56156981A (en) Bubble memory device
JPS5644187A (en) Write check system of bubble memory
JPS5485709A (en) Recording medium controller
JPS5665390A (en) Magnetic bubble memory control system
JPS5669000A (en) Data check system
JPS56124199A (en) Data processing device