JPS52110535A - Interface device between cpu and input output bus and cpu - Google Patents

Interface device between cpu and input output bus and cpu

Info

Publication number
JPS52110535A
JPS52110535A JP2012877A JP2012877A JPS52110535A JP S52110535 A JPS52110535 A JP S52110535A JP 2012877 A JP2012877 A JP 2012877A JP 2012877 A JP2012877 A JP 2012877A JP S52110535 A JPS52110535 A JP S52110535A
Authority
JP
Japan
Prior art keywords
cpu
interface device
output bus
input output
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012877A
Other languages
English (en)
Other versions
JPS5548325B2 (ja
Inventor
Kotsukusu Hendorii Gaadonaa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DEETAA GEN CORP
Original Assignee
DEETAA GEN CORP
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by DEETAA GEN CORP filed Critical DEETAA GEN CORP
Publication of JPS52110535A publication Critical patent/JPS52110535A/ja
Publication of JPS5548325B2 publication Critical patent/JPS5548325B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/45—Transmitting circuits; Receiving circuits using electronic distributors
JP2012877A 1976-02-27 1977-02-25 Interface device between cpu and input output bus and cpu Granted JPS52110535A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/662,180 US4048673A (en) 1976-02-27 1976-02-27 Cpu - i/o bus interface for a data processing system

Publications (2)

Publication Number Publication Date
JPS52110535A true JPS52110535A (en) 1977-09-16
JPS5548325B2 JPS5548325B2 (ja) 1980-12-05

Family

ID=24656702

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2012877A Granted JPS52110535A (en) 1976-02-27 1977-02-25 Interface device between cpu and input output bus and cpu
JP58221370A Granted JPS59167731A (ja) 1976-02-27 1983-11-24 中央処理装置と入出力母線とのインタ−フエ−ス装置の中央処理装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP58221370A Granted JPS59167731A (ja) 1976-02-27 1983-11-24 中央処理装置と入出力母線とのインタ−フエ−ス装置の中央処理装置

Country Status (6)

Country Link
US (1) US4048673A (ja)
JP (2) JPS52110535A (ja)
CA (1) CA1065061A (ja)
DE (1) DE2707783B2 (ja)
FR (1) FR2342529A1 (ja)
GB (1) GB1581836A (ja)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1590434A (en) * 1976-07-14 1981-06-03 Solartron Ekectronic Group Ltd Interfaces for data transmission systems
US4179747A (en) * 1976-12-14 1979-12-18 Pitney-Bowes, Inc. Mailing system
US4153943A (en) * 1977-08-12 1979-05-08 Honeywell Inc. High speed I/O for content addressable type memories
US4293908A (en) * 1979-01-31 1981-10-06 Honeywell Information Systems Inc. Data processing system having direct memory access bus cycle
US4309755A (en) * 1979-08-22 1982-01-05 Bell Telephone Laboratories, Incorporated Computer input/output arrangement for enabling a simultaneous read/write data transfer
JPS5769335U (ja) * 1980-10-14 1982-04-26
US4408272A (en) * 1980-11-03 1983-10-04 Bell Telephone Laboratories, Incorporated Data control circuit
US4417320A (en) * 1981-05-11 1983-11-22 Interface Systems, Inc. Interface for data communication systems using serial biphase data transmissions
JPS5999521A (ja) * 1982-11-29 1984-06-08 Toshiba Corp インタフエ−ス回路
US4642791A (en) * 1983-09-15 1987-02-10 Pitney Bowes Inc. Interface for mailing system peripheral devices
US4656620A (en) * 1984-09-19 1987-04-07 Itt Corporation Apparatus for obtaining reduced pin count packaging and methods
US6256034B1 (en) 1986-06-27 2001-07-03 Sture Olsson Device for marking edges of shelves
US5019811A (en) * 1984-10-15 1991-05-28 Unigrafic Ag Device for marking edges of shelves
US4641276A (en) * 1984-10-22 1987-02-03 General Electric Company Serial-parallel data transfer system for VLSI data paths
US4860200A (en) * 1985-07-03 1989-08-22 Tektronix, Inc. Microprocessor interface device for coupling non-compatible protocol peripheral with processor
DE3603751A1 (de) * 1986-02-06 1987-08-13 Siemens Ag Informationsuebergabesystem zur uebergabe von binaeren informationen
JPH0744567B2 (ja) * 1986-08-27 1995-05-15 日産自動車株式会社 通信インタ−フエイス装置
DE3854181T2 (de) * 1987-04-28 1995-11-30 Fujitsu Ten Ltd System zur datenübertragung.
US6751696B2 (en) 1990-04-18 2004-06-15 Rambus Inc. Memory device having a programmable register
IL96808A (en) 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US6324120B2 (en) 1990-04-18 2001-11-27 Rambus Inc. Memory device having a variable data output length
JPH05250140A (ja) * 1992-03-10 1993-09-28 Hitachi Ltd データ処理方式
JP3588007B2 (ja) * 1999-05-14 2004-11-10 シャープ株式会社 双方向シフトレジスタ、および、それを用いた画像表示装置
TWI307217B (en) * 2005-08-19 2009-03-01 Via Tech Inc Apparatus and method of serial to parallel i/o circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2051659C3 (de) * 1970-10-21 1974-04-25 Telefonbau Und Normalzeit Gmbh, 6000 Frankfurt Schieberegister für die Umsetzung von bitserien-parallelen Informationen in bitserielle Informationen und umgekehrt
US3750145A (en) * 1971-06-22 1973-07-31 Us Army Linear time dispersive channel decoder
US3742456A (en) * 1972-04-05 1973-06-26 Pitney Bowes Inc Apparatus for selectively formatting serial data bits into separate data characters
US3863226A (en) * 1973-01-02 1975-01-28 Honeywell Inf Systems Configurable communications controller having shared logic for providing predetermined operations
JPS503738A (ja) * 1973-05-16 1975-01-16
JPS5010931A (ja) * 1973-05-26 1975-02-04
FR2284928A1 (fr) * 1974-09-16 1976-04-09 Honeywell Bull Soc Ind Interface de liaison d'une unite de traitement de donnees a un ensemble de m postes de travail

Also Published As

Publication number Publication date
FR2342529A1 (fr) 1977-09-23
CA1065061A (en) 1979-10-23
FR2342529B1 (ja) 1984-03-09
JPS6135587B2 (ja) 1986-08-13
GB1581836A (en) 1980-12-31
DE2707783B2 (de) 1979-12-20
DE2707783A1 (de) 1977-09-01
JPS59167731A (ja) 1984-09-21
US4048673A (en) 1977-09-13
JPS5548325B2 (ja) 1980-12-05

Similar Documents

Publication Publication Date Title
JPS52110535A (en) Interface device between cpu and input output bus and cpu
JPS5375831A (en) Input*output processor
JPS5391542A (en) Input*output system
JPS5384632A (en) Output*input cache system
JPS57197649A (en) Arithmetic logic device
AU2877477A (en) Input output unit
JPS5351939A (en) Method and device for operating two or more computers in competitive mode
GB1543122A (en) Document processing device
JPS51120636A (en) Input output device processor
JPS5373931A (en) Interface for central processing unit and parallel processor
JPS534439A (en) Input output control logical device
JPS5355921A (en) Interface device
JPS5288415A (en) Connecting device and method
JPS5729110A (en) Data input and output device
JPS5370130A (en) Drafting method and device
JPS52151660A (en) Improved extruding and device
JPS54158133A (en) Computer input*output device
GR61248B (en) Compositions based on chlorofluoralcanes and alcools
JPS52115061A (en) Load limit device
JPS5360055A (en) Load carrying device
JPS5317234A (en) Plural data input output device
JPS5379436A (en) Information input*output device
JPS5582592A (en) Data input*output device
JPS5376709A (en) Multiiitem data input device
JPS52127032A (en) Data input device