JPH11237489A - Reference frequency generator - Google Patents

Reference frequency generator

Info

Publication number
JPH11237489A
JPH11237489A JP10039891A JP3989198A JPH11237489A JP H11237489 A JPH11237489 A JP H11237489A JP 10039891 A JP10039891 A JP 10039891A JP 3989198 A JP3989198 A JP 3989198A JP H11237489 A JPH11237489 A JP H11237489A
Authority
JP
Japan
Prior art keywords
frequency
phase
time signal
output
gps time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10039891A
Other languages
Japanese (ja)
Inventor
Junichi Watanabe
順一 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Priority to JP10039891A priority Critical patent/JPH11237489A/en
Publication of JPH11237489A publication Critical patent/JPH11237489A/en
Pending legal-status Critical Current

Links

Landscapes

  • Position Fixing By Use Of Radio Waves (AREA)
  • Electric Clocks (AREA)

Abstract

PROBLEM TO BE SOLVED: To generate reference frequency signals in phase with the generation timing of absolute time of satellite wave, by providing a means imperatively synchronizing the output phase of an output frequency fout in absolute time of GPS time signal S1PPS. SOLUTION: The device is provided with a frequency converter A17b having a means receiving a reset pulse 51 from a phase reset controller 50 and resetting the output phase of the frequency converter A17b frequency-dividing an oscillation frequency of a voltage control oscillator 10 into a specific frequency ratio to the initial phase. The phase reset controller 50 receives the GPS time signal S1PPS in 1 second unit as an absolute reference timing and counts the time to be 1 hour, for example and resets the output phase of the frequency converter A17b in phase with the GPS time signal S1PPS after 1 hour elapsing to initial state. As the results, the phase of the output frequency fout is imperatively synchronized with the absolute time of satellite wave.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】この発明は、原子周波数標準
器を内蔵する人工衛星からの電波を受信して、高精度な
基準周波数を発生する基準周波数発生装置において、遠
隔地間にある複数の前記基準周波数発生装置が発生出力
する基準周波数の出力位相を同期して発生可能な基準周
波数発生装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a reference frequency generator for receiving a radio wave from an artificial satellite having a built-in atomic frequency standard and generating a highly accurate reference frequency. The present invention relates to a reference frequency generator that can generate an output phase of a reference frequency generated and output by the reference frequency generator in synchronization.

【0002】[0002]

【従来の技術】従来技術例について図4の基準周波数発
生装置の構成例を示して以下に説明する。尚、人工衛星
からの電波を受信して、高精度な基準周波数を発生する
基準周波数発生装置の従来公知技術としては、特開平0
6−314192号公報の「基準周波数発生装置」があ
る。
2. Description of the Related Art A conventional example will be described below with reference to an example of the configuration of a reference frequency generator shown in FIG. As a conventional known technique of a reference frequency generator that receives a radio wave from an artificial satellite and generates a highly accurate reference frequency, Japanese Patent Application Laid-Open
JP-A-6-314192 discloses a "reference frequency generator".

【0003】基準周波数発生装置の一構成としては、図
4に示すように、衛星電波受信機11と、時間間隔測定
部12と、周波数制御用演算手段13と、D/A変換器
14と、分周器15と、電圧制御発振器10と、周波数
変換器A17と、周波数変換器B16とで成る構成例が
ある。
As one configuration of the reference frequency generating apparatus, as shown in FIG. 4, a satellite radio receiver 11, a time interval measuring unit 12, a frequency control arithmetic unit 13, a D / A converter 14, There is a configuration example including a frequency divider 15, a voltage controlled oscillator 10, a frequency converter A17, and a frequency converter B16.

【0004】上述構成の周波数制御用演算手段13によ
れば、内部の推定演算部による長大な時定数とデジタル
PID制御に相当する帰還制御によって、協定世界時刻
に基づくGPS時刻信号S1ppsが軍事上意図的に付与
された擾乱や、電波伝播に伴うゆらぎの影響を受けない
制御アルゴリズムにより高精度高安定な出力周波数fou
tを出力する。
According to the frequency control calculating means 13 having the above-described configuration, the GPS time signal S1pps based on the Coordinated Universal Time is determined by the long time constant and the feedback control corresponding to the digital PID control by the internal estimation calculating unit. A highly accurate and stable output frequency fou using a control algorithm that is not affected by disturbances imparted in the way or fluctuations caused by radio wave propagation.
Output t.

【0005】しかしながら前述擾乱要因、その他要因に
伴って衛星側のGPS時刻信号S1ppsと分周器15側
が分周出力した内部時刻信号V1ppsとの位相差データ
Tidは必ずしも位相差ゼロに収束しない場合がある。あ
るいは位相差ゼロに収束するまでに長い時間がかかる。
However, the phase difference data Tid between the GPS time signal S1pps on the satellite side and the internal time signal V1pps frequency-divided by the frequency divider 15 due to the aforementioned disturbance factors and other factors may not always converge to zero phase difference. is there. Alternatively, it takes a long time to converge to zero phase difference.

【0006】[0006]

【発明が解決しようとする課題】上記説明のように、従
来の基準周波数発生装置では衛星側のGPS時刻信号S
1ppsと内部時刻信号V1ppsとの位相差関係について
は、長大な時定数のデジタルフィルタの各設定条件によ
って必ずしも位相差ゼロに収束しないという難点があっ
た。
As described above, in the conventional reference frequency generator, the GPS time signal S on the satellite side is used.
Regarding the phase difference relationship between 1 pps and the internal time signal V1 pps, there is a problem that the phase difference does not always converge to zero depending on the setting conditions of the digital filter having a long time constant.

【0007】ところで図5に示すように、複数2台の基
準周波数発生装置が数十キロ離れて使用され、これら複
数台の基準周波数発生装置が各々発生出力する各出力周
波数fout1、fout2間の出力位相が一致していることが
要求される利用形態がある。このような利用形態におい
ては、上述した長大な時定数により必ずしも出力位相が
同期しない難点があり、このような利用形態の場合にお
いては実用上の難点があった。
As shown in FIG. 5, a plurality of two reference frequency generators are used at a distance of several tens of kilometers, and the plurality of reference frequency generators generate and output the output between fout1 and fout2. There is a use form in which it is required that the phases match. In such a use form, there is a problem that the output phases are not always synchronized due to the long time constant described above, and in such a use form, there is a practical difficulty.

【0008】そこで、本発明が解決しようとする課題
は、衛星電波の絶対時刻の発生タイミングに同期した位
相の基準周波数信号を発生可能とする基準周波数発生装
置を提供することである。
It is an object of the present invention to provide a reference frequency generator capable of generating a reference frequency signal having a phase synchronized with the generation timing of the absolute time of the satellite radio wave.

【0009】[0009]

【課題を解決するための手段】第1に、上記課題を解決
するために、本発明の構成では、GPS衛星電波を受け
て絶対時刻信号である1秒単位のGPS時刻信号S1pp
sを出力する衛星電波受信機11を備え、GPS時刻信
号S1ppsに緩やかに追従同期した高精度な出力周波数
foutを発生出力する基準周波数発生装置において、G
PS時刻信号S1ppsに緩やかに追従して発振する高精
度な発振周波数10fを受けて、所定分周比に分周した
出力周波数foutを発生出力する周波数変換手段(例え
ば周波数変換器A17b)の出力位相を、GPS時刻信
号S1ppsのパルスに同期して、所定時間毎に一定位相
状態にリセットする手段(例えば位相リセット制御部5
0)を具備していることを特徴とする基準周波数発生装
置である。上記発明によれば、複数台の基準周波数発生
装置間あるいは単独の基準周波数発生装置において、衛
星電波の絶対時刻の発生タイミングに同期した位相の基
準周波数信号(出力周波数fout)を発生可能とする基
準周波数発生装置が実現できる。
First, in order to solve the above-mentioned problems, according to the configuration of the present invention, a GPS time signal S1pp in units of one second, which is an absolute time signal upon receiving a GPS satellite radio wave, is provided.
A reference frequency generator, which includes a satellite radio receiver 11 for outputting s and outputs and outputs a high-precision output frequency fout gently following and synchronized with the GPS time signal S1pps,
The output phase of frequency conversion means (for example, frequency converter A17b) for receiving high-precision oscillation frequency 10f oscillating gently following PS time signal S1pps and generating and outputting output frequency fout divided by a predetermined frequency division ratio. For resetting to a constant phase state every predetermined time in synchronization with the pulse of the GPS time signal S1pps (for example, the phase reset control unit 5).
(0). According to the above invention, a reference enabling a reference frequency signal (output frequency fout) of a phase synchronized with the generation timing of the absolute time of the satellite wave to be generated between a plurality of reference frequency generators or a single reference frequency generator. A frequency generator can be realized.

【0010】第1図は、本発明に係る解決手段を示して
いる。第2に、上記課題を解決するために、本発明の構
成では、GPS衛星電波を受けて絶対時刻信号である1
秒単位のGPS時刻信号S1ppsを出力する衛星電波受
信機11を備え、時間間隔測定部12と、周波数制御用
演算手段13と、D/A変換器14と、電圧制御発振器
10と、周波数変換器A17bと、周波数変換器B16
と、分周器15とを備えてGPS時刻信号S1ppsに緩
やかに追従同期した高精度な出力周波数foutを発生出
力する基準周波数発生装置において、後述する位相リセ
ット制御部50からのリセットパルス51を受けて、電
圧制御発振器10の発振周波数を所定分周比に分周する
周波数変換器A17bの出力位相を初期位相にリセット
する手段を備える周波数変換器A17bを具備し、GP
S時刻信号S1ppsを受けて計数し、所定計数値毎に自
身の計数値を初期化し、周波数変換器A17bへリセッ
トパルス51を供給する位相リセット制御部50を具備
することを特徴とする基準周波数発生装置がある。
FIG. 1 shows a solution according to the present invention. Second, in order to solve the above-mentioned problem, in the configuration of the present invention, the GPS satellite radio wave is received and the absolute time signal is 1
A satellite radio receiver 11 for outputting a GPS time signal S1pps in seconds; a time interval measuring unit 12, a frequency control operation unit 13, a D / A converter 14, a voltage controlled oscillator 10, a frequency converter A17b and the frequency converter B16
And a frequency divider 15 for generating and outputting a high-precision output frequency fout gently following and synchronized with the GPS time signal S1pps, and receives a reset pulse 51 from a phase reset control unit 50 described later. A frequency converter A17b having means for resetting the output phase of the frequency converter A17b for dividing the oscillation frequency of the voltage controlled oscillator 10 to a predetermined frequency division ratio to an initial phase;
Reference frequency generation, comprising: a phase reset control unit 50 that receives and counts the S time signal S1pps, initializes its own count value for each predetermined count value, and supplies a reset pulse 51 to the frequency converter A17b. There is a device.

【0011】第2図は、位相リセット制御部50に係る
解決手段を示している。上述位相リセット制御部50と
しては、GPS時刻信号S1ppsを受けて減算計数し、
ゼロ値に達したら自身の計数値を所定計数値にセットし
て繰返し減算計数するダウンカウンタ52を具備し、ダ
ウンカウンタ52のゼロ信号を受けたときに、GPS時
刻信号S1ppsに同期したタイミングでリセットパルス
51を発生するリセットパルス発生部56を具備するこ
とを特徴とする上述基準周波数発生装置がある。
FIG. 2 shows a solution related to the phase reset control section 50. The phase reset controller 50 receives and counts the GPS time signal S1pps,
It has a down counter 52 that sets its own count value to a predetermined count value when it reaches a zero value and repeatedly counts down. When a zero signal from the down counter 52 is received, it is reset at a timing synchronized with the GPS time signal S1pps. The reference frequency generator described above is provided with a reset pulse generator 56 that generates a pulse 51.

【0012】[0012]

【発明の実施の形態】以下に本発明の実施の形態を実施
例と共に図面を参照して詳細に説明する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiments of the present invention will be described below in detail with reference to the drawings together with embodiments.

【0013】図1は、本発明の基準周波数発生装置の構
成例であり、これを示して以下に説明する。この構成
は、従来の構成要素に対して位相リセット制御部50を
追加した構成で成る。但し、周波数変換器A17bとし
ては出力位相を初期化リセットする機能を備えているも
のとする。
FIG. 1 shows an example of the configuration of a reference frequency generator according to the present invention, which will be described below. This configuration is configured by adding a phase reset control unit 50 to a conventional component. However, it is assumed that the frequency converter A17b has a function of initializing and resetting the output phase.

【0014】位相リセット制御部50の内部構成例は図
2に示すように、ダウンカウンタ52と、リセットパル
ス発生部56とで成る。これに対応する周波数変換器A
17bの内部構成例も併せて示す。この周波数変換器A
17bとしては、PLL回路で構成した一例であり、電
圧制御発振器10が出力する発振周波数10fを受け
て、分周器32、33、37によりM/Pの分周比率に
分周し、LPF38のローパスフィルタで基本波成分の
みを通過した出力周波数foutを出力する構成例である。
ここでPは分周器32の分周値とし、Mは分周器33の
分周値とする。
As shown in FIG. 2, the internal configuration of the phase reset controller 50 includes a down counter 52 and a reset pulse generator 56. The corresponding frequency converter A
An example of the internal configuration of 17b is also shown. This frequency converter A
17b is an example constituted by a PLL circuit. In response to the oscillation frequency 10f output from the voltage controlled oscillator 10, the dividers 32, 33, and 37 divide the frequency into an M / P dividing ratio. This is a configuration example of outputting an output frequency fout that has passed only a fundamental wave component by a low-pass filter.
Here, P is the frequency division value of the frequency divider 32, and M is the frequency division value of the frequency divider 33.

【0015】位相リセット制御部50の動作は、絶対基
準時刻タイミングである1秒単位のGPS時刻信号S1
ppsを受けて、所定時間間隔、例えば1時間となる計数
時間を計数し、1時間経過した毎に、その時点のGPS
時刻信号S1ppsに同期して周波数変換器A17bの出
力位相を初期状態にリセットするものである。この結
果、出力周波数foutの位相は衛星電波の絶対時刻に強
制的に同期されることとなる。但し、この強制的に出力
位相を初期状態にした直後の一時期において、出力周波
数foutが乱れを生じるが、本利用形態では、この乱れ
は支障とはならないものとする。尚、本基準周波数発生
装置自身はGPS時刻信号S1ppsに緩やかに追従して
発振する高精度な発振周波数10fを備えているから頻
繁に強制位相同期を行う必要はない。逆に、GPS時刻
信号S1pps自体には軍事上の故意に付与された揺らぎ
等を有している。これらから、強制的に出力位相を初期
状態にする時間間隔は頻繁に行わない方がよく、実用的
には例えば1時間程度の時間間隔が好ましい。尚、遠隔
地におかれた複数2台の基準周波数発生装置は共に同一
衛星電波を受信しているからして、軍事上の故意に付与
された揺らぎがあっても、これに伴う2台の基準周波数
発生装置間における出力位相の同期性がくずれることは
ない。
The operation of the phase reset control unit 50 is a GPS time signal S1 in units of one second, which is an absolute reference time timing.
In response to the pps, the counting time which becomes a predetermined time interval, for example, one hour, is counted.
The output phase of the frequency converter A17b is reset to an initial state in synchronization with the time signal S1pps. As a result, the phase of the output frequency fout is forcibly synchronized with the absolute time of the satellite radio wave. However, the output frequency fout is disturbed at a time immediately after the output phase is forcibly set to the initial state. In this embodiment, however, the disturbance does not cause any trouble. Since the reference frequency generator itself has a high-precision oscillation frequency 10f that oscillates slowly following the GPS time signal S1pps, it is not necessary to frequently perform forced phase synchronization. Conversely, the GPS time signal S1pps itself has fluctuations or the like intentionally given in military terms. For this reason, it is better not to frequently perform the time interval for forcibly setting the output phase to the initial state, and practically, for example, a time interval of about one hour is preferable. Since two or more reference frequency generators located in remote locations are both receiving the same satellite radio wave, even if there is intentionally given fluctuation in military terms, the two The synchronization of the output phase between the reference frequency generators will not be lost.

【0016】図2のダウンカウンタ52は、プリセット
・ダウンカウンタを用いた具体例であり、当初に例えば
1時間に相当する設定値3600をプリセットし、GP
S時刻信号S1ppsでダウンカウントし、計数値ゼロ信
号をリセットパルス発生部56へ供給し、自身は設定値
にプリセットした後、再び繰返しダウンカウント開始す
る。
The down counter 52 shown in FIG. 2 is a specific example using a preset down counter. Initially, a preset value 3600 corresponding to, for example, one hour is preset,
It counts down with the S time signal S1pps, supplies a count value zero signal to the reset pulse generator 56, and after itself presetting to a set value, starts counting down again repeatedly.

【0017】リセットパルス発生部56は、上記ダウン
カウンタ52のゼロ信号を受けたときに、電圧制御発振
器10が出力する発振周波数10fのクロックでGPS
時刻信号S1ppsに同期したタイミングのリセットパル
ス51を1回発生出力する。
When the reset pulse generator 56 receives the zero signal from the down counter 52, the reset pulse generator 56 uses the clock of the oscillation frequency 10f output from the voltage
The reset pulse 51 having a timing synchronized with the time signal S1pps is generated and output once.

【0018】周波数変換器A17b内にある分周器37
は、出力される出力周波数foutの位相分解能を決める
リセット入力端を備える分周器であり、上記リセットパ
ルス51を受けて、分周レジスタの値をゼロに初期化リ
セットする。この結果、GPS時刻信号S1pps即ち、
絶対時刻に強制的に同期される結果、遠隔地のどの地点
においても同一出力位相の出力周波数foutを発生でき
る大きな利点が得られることとなる。
The frequency divider 37 in the frequency converter A17b
Is a frequency divider having a reset input terminal for determining the phase resolution of the output frequency fout to be output, and upon receiving the reset pulse 51, initializes and resets the value of the frequency dividing register to zero. As a result, the GPS time signal S1pps, ie,
As a result of being forcibly synchronized with the absolute time, a great advantage that the output frequency fout having the same output phase can be generated at any point in the remote place can be obtained.

【0019】尚、本発明の構成は、上述実施の形態に限
るものではない。例えば分周器37による位相分解能を
高める為に、所望により図3の構成図に示すように、図
2の周波数変換器A17cの手前に、周波数変換手段1
8、例えば周波数変換器A17と同様のPLL回路やD
DS(Direct Digital Synthesizer)等のシンセサイザ
を挿入し、これにより目的とする出力周波数foutに周
波数変換した周波数信号fout0を出力する。後段の周波
数変換器A17cは分周器33が削除された構成で成
り、前記周波数信号fout0を受ける為、分周器37の分
周比設定値Nを大きくできる利点が得られる。また、図
2の周波数変換器A17bとして、上記リセットパルス
51を受けて、出力位相がリセット可能な機能を備える
シンセサイザやDDS等を用いる構成で実現しても良
い。
The configuration of the present invention is not limited to the above embodiment. For example, in order to increase the phase resolution by the frequency divider 37, as shown in the configuration diagram of FIG. 3, the frequency conversion means 1 may be provided before the frequency converter A17c of FIG.
8, for example, the same PLL circuit or D
A synthesizer such as a DS (Direct Digital Synthesizer) or the like is inserted to output a frequency signal fout0 whose frequency has been converted to a target output frequency fout. The frequency converter A17c at the subsequent stage has a configuration in which the frequency divider 33 is omitted, and receives the frequency signal fout0. Therefore, an advantage that the frequency division ratio set value N of the frequency divider 37 can be increased is obtained. Further, the frequency converter A17b in FIG. 2 may be realized by a configuration using a synthesizer, a DDS, or the like having a function of receiving the reset pulse 51 and resetting the output phase.

【0020】[0020]

【発明の効果】本発明は、上述の説明内容から、下記に
記載される効果を奏する。上述説明したように本発明
は、出力周波数foutの出力位相をGPS時刻信号S1p
psの絶対時刻で強制的に同期させる手段を具備する構成
としたことにより、どの地点においても同一出力位相の
出力周波数foutを発生可能となる結果、遠隔地におか
れた複数台の基準周波数発生装置間における基準周波数
の出力周波数foutの出力位相が同期実現できる大きな
利点が得られる。従って本発明の技術的効果は大であ
り、産業上の経済効果も大である。
According to the present invention, the following effects can be obtained from the above description. As described above, the present invention sets the output phase of the output frequency fout to the GPS time signal S1p.
By providing a means for forcibly synchronizing with the absolute time of ps, it is possible to generate the output frequency fout having the same output phase at any point. As a result, it is possible to generate a plurality of reference frequencies at remote locations. There is a great advantage that the output phase of the output frequency fout of the reference frequency can be synchronized between the devices. Therefore, the technical effect of the present invention is great, and the industrial economic effect is also great.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の、基準周波数発生装置の構成例であ
る。
FIG. 1 is a configuration example of a reference frequency generation device according to the present invention.

【図2】本発明の、位相リセット制御部を説明する構成
例である。
FIG. 2 is a configuration example illustrating a phase reset control unit of the present invention.

【図3】本発明の、他の位相リセット制御部を説明する
構成例である。
FIG. 3 is a configuration example illustrating another phase reset control unit of the present invention.

【図4】従来の、基準周波数発生装置の構成例である。FIG. 4 is a configuration example of a conventional reference frequency generator.

【図5】遠隔地間で2台の基準周波数発生装置を使用す
る説明図である。
FIG. 5 is an explanatory diagram of using two reference frequency generators between remote locations.

【符号の説明】[Explanation of symbols]

10 電圧制御発振器 11 衛星電波受信機 12 時間間隔測定部 13 周波数制御用演算手段 14 D/A変換器 15,32,33,37 分周器 16 周波数変換器B 17,17b,17c 周波数変換器A 18 周波数変換手段 50 位相リセット制御部 52 ダウンカウンタ 56 リセットパルス発生部 REFERENCE SIGNS LIST 10 voltage controlled oscillator 11 satellite radio receiver 12 time interval measuring unit 13 frequency control arithmetic unit 14 D / A converter 15, 32, 33, 37 frequency divider 16 frequency converter B 17, 17b, 17c frequency converter A 18 Frequency conversion means 50 Phase reset control unit 52 Down counter 56 Reset pulse generation unit

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 GPS衛星電波を受けて絶対時刻信号で
ある1秒単位のGPS時刻信号を出力する衛星電波受信
機を備え、該GPS時刻信号に緩やかに追従同期した高
精度な出力周波数foutを発生出力する基準周波数発生
装置において、 該GPS時刻信号に緩やかに追従して発振する高精度な
発振周波数を受けて、所定分周比に分周した出力周波数
foutを発生出力する周波数変換手段の出力位相を、該
GPS時刻信号のパルスに同期して、一定位相状態に制
御する手段を具備していることを特徴とする基準周波数
発生装置。
1. A satellite radio receiver which receives a GPS satellite radio wave and outputs a GPS time signal in units of one second, which is an absolute time signal, comprises a high-precision output frequency fout which gently tracks and synchronizes with the GPS time signal. A reference frequency generator for generating and outputting an output of a frequency conversion means for receiving and outputting a high-precision oscillation frequency oscillating gently following the GPS time signal and generating and outputting an output frequency fout divided by a predetermined dividing ratio. A reference frequency generator comprising means for controlling the phase to a fixed phase state in synchronization with the pulse of the GPS time signal.
【請求項2】 GPS衛星電波を受けて絶対時刻信号で
ある1秒単位のGPS時刻信号を出力する衛星電波受信
機を備え、時間間隔測定部と、周波数制御用演算手段
と、D/A変換器と、電圧制御発振器と、周波数変換器
Aと、周波数変換器Bと、分周器とを備えて該GPS時
刻信号に緩やかに追従同期した高精度な出力周波数fou
tを発生出力する基準周波数発生装置において、 位相リセット制御部からのリセットパルスを受けて、電
圧制御発振器の発振周波数を所定分周比に分周する周波
数変換器Aの出力位相を初期位相にリセットする手段を
備える周波数変換器Aと、 該GPS時刻信号を受けて計数し、所定計数値毎に自身
の計数値を初期化し、該周波数変換器Aへリセットパル
スを供給する位相リセット制御部と、 を具備していることを特徴とする基準周波数発生装置。
2. A satellite radio receiver which receives a GPS satellite radio wave and outputs a GPS time signal in units of one second, which is an absolute time signal, includes a time interval measuring unit, a frequency control arithmetic unit, and a D / A converter. , A voltage-controlled oscillator, a frequency converter A, a frequency converter B, and a frequency divider, and a high-precision output frequency fou gently following and synchronized with the GPS time signal.
A reference frequency generator that generates and outputs t, resets an output phase of a frequency converter A that divides an oscillation frequency of a voltage controlled oscillator to a predetermined division ratio in response to a reset pulse from a phase reset control unit to an initial phase. A frequency converter A having means for performing the following operations: a phase reset controller for receiving and counting the GPS time signal, initializing its own count value for each predetermined count value, and supplying a reset pulse to the frequency converter A; A reference frequency generator comprising:
【請求項3】 位相リセット制御部は、 GPS時刻信号を受けて減算計数し、ゼロ値に達したら
自身の計数値を所定計数値にセットして繰返し減算計数
するダウンカウンタと、 該ダウンカウンタのゼロ信号を受けたときに、GPS時
刻信号に同期したタイミングでリセットパルスを発生す
るリセットパルス発生部と、 を具備していることを特徴とする請求項2記載の基準周
波数発生装置。
3. A down-counter for receiving and decrementing the GPS time signal, setting its own count to a predetermined count when the GPS reset signal reaches a zero value, and repeatedly subtracting and counting. 3. The reference frequency generator according to claim 2, further comprising: a reset pulse generator that generates a reset pulse at a timing synchronized with a GPS time signal when a zero signal is received.
JP10039891A 1998-02-23 1998-02-23 Reference frequency generator Pending JPH11237489A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10039891A JPH11237489A (en) 1998-02-23 1998-02-23 Reference frequency generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10039891A JPH11237489A (en) 1998-02-23 1998-02-23 Reference frequency generator

Publications (1)

Publication Number Publication Date
JPH11237489A true JPH11237489A (en) 1999-08-31

Family

ID=12565601

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10039891A Pending JPH11237489A (en) 1998-02-23 1998-02-23 Reference frequency generator

Country Status (1)

Country Link
JP (1) JPH11237489A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102339014A (en) * 2010-05-13 2012-02-01 玛克西姆综合产品公司 Synchronization of a generated clock
CN107229220A (en) * 2016-03-24 2017-10-03 卡西欧计算机株式会社 Wave timepiece and leap second control information adquisitiones
CN109100930A (en) * 2017-06-21 2018-12-28 卡西欧计算机株式会社 Electronic equipment, date-time obtain control method and recording medium
CN111580380A (en) * 2020-06-12 2020-08-25 成都七维频控科技有限公司 Method for improving GNSS synchronous time service precision
CN112213541A (en) * 2020-09-08 2021-01-12 青岛鼎信通讯股份有限公司 Time keeping method applied to transient recording type fault indicator

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102339014A (en) * 2010-05-13 2012-02-01 玛克西姆综合产品公司 Synchronization of a generated clock
CN107229220A (en) * 2016-03-24 2017-10-03 卡西欧计算机株式会社 Wave timepiece and leap second control information adquisitiones
CN107229220B (en) * 2016-03-24 2019-08-27 卡西欧计算机株式会社 Wave timepiece and leap second control information adquisitiones
CN109100930A (en) * 2017-06-21 2018-12-28 卡西欧计算机株式会社 Electronic equipment, date-time obtain control method and recording medium
CN109100930B (en) * 2017-06-21 2020-10-20 卡西欧计算机株式会社 Electronic device, date and time acquisition control method, and recording medium
CN111580380A (en) * 2020-06-12 2020-08-25 成都七维频控科技有限公司 Method for improving GNSS synchronous time service precision
CN111580380B (en) * 2020-06-12 2021-05-11 成都七维频控科技有限公司 Method for improving GNSS synchronous time service precision
CN112213541A (en) * 2020-09-08 2021-01-12 青岛鼎信通讯股份有限公司 Time keeping method applied to transient recording type fault indicator

Similar Documents

Publication Publication Date Title
JP3066690B2 (en) Phase-locked oscillation circuit
JP3491280B2 (en) Method and apparatus for node synchronization in heterogeneous computer systems
CN110912637B (en) Clock synchronization system and method
JPH04233016A (en) Time-reference apparatus and synchronizing method
US5886536A (en) Semiconductor tester synchronized with external clock
JPH11237489A (en) Reference frequency generator
EP0859470A1 (en) Synchronizing signal processing unit
US6670857B2 (en) Audio clock restoring apparatus and audio clock restoring method
JPH0834589B2 (en) Sampling clock generator
JP3246459B2 (en) Clock synchronization method and clock synchronization circuit
JP3034388B2 (en) Phase locked oscillator
KR0177237B1 (en) Audio clock generator for the lock mode of a digital video cassette recorder
JPH0548453A (en) Frequency synthesizer
KR0139827B1 (en) Clock generating circuit equipped with revised phase locked loop
US20230077120A1 (en) Time synchronization device, time synchronization system, and time synchronizationmethod
KR100287946B1 (en) Clock synchronous apparatus and method for timing/frequency provider
KR100560434B1 (en) Apparatus for providing system clock synchronized to network universally
JP2000004152A (en) Time frequency reference signal generator and reference time frequency generating device, and reference time generating device using the same
KR970005112Y1 (en) Phase locking device
JPH07336211A (en) Clock signal generating circuit
JPH05199498A (en) Clock generating circuit
EP0664618A1 (en) Local oscillation frequency synthesizer
JPH06104885A (en) Clock signal generating device
JP3263200B2 (en) Synchronous signal generation circuit and frequency division circuit
JPH0846604A (en) Network simulation device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040913

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060209

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060221

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20060704