JPH1091593A - マイクロプロセッサと付加的計算ユニットとを含むデータ処理装置 - Google Patents
マイクロプロセッサと付加的計算ユニットとを含むデータ処理装置Info
- Publication number
- JPH1091593A JPH1091593A JP9201287A JP20128797A JPH1091593A JP H1091593 A JPH1091593 A JP H1091593A JP 9201287 A JP9201287 A JP 9201287A JP 20128797 A JP20128797 A JP 20128797A JP H1091593 A JPH1091593 A JP H1091593A
- Authority
- JP
- Japan
- Prior art keywords
- registers
- microprocessor
- calculation unit
- data
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/30156—Special purpose encoding of instructions, e.g. Gray coding
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/30138—Extension of register space, e.g. register cache
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
- Microcomputers (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19630861:5 | 1996-07-31 | ||
| DE19630861A DE19630861A1 (de) | 1996-07-31 | 1996-07-31 | Datenverarbeitungseinrichtung mit einem Mikroprozessor und einer zusätzlichen Recheneinheit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH1091593A true JPH1091593A (ja) | 1998-04-10 |
| JPH1091593A5 JPH1091593A5 (enExample) | 2005-05-26 |
Family
ID=7801351
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9201287A Pending JPH1091593A (ja) | 1996-07-31 | 1997-07-28 | マイクロプロセッサと付加的計算ユニットとを含むデータ処理装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5889622A (enExample) |
| EP (1) | EP0822482B1 (enExample) |
| JP (1) | JPH1091593A (enExample) |
| DE (2) | DE19630861A1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102227129A (zh) * | 2005-08-19 | 2011-10-26 | 索尼株式会社 | 信息处理装置、信息处理方法、记录介质和程序 |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6901491B2 (en) * | 2001-10-22 | 2005-05-31 | Sun Microsystems, Inc. | Method and apparatus for integration of communication links with a remote direct memory access protocol |
| JP3904432B2 (ja) | 2001-11-16 | 2007-04-11 | 株式会社ルネサステクノロジ | 情報処理装置 |
| DE10256586A1 (de) * | 2002-12-04 | 2004-06-17 | Philips Intellectual Property & Standards Gmbh | Datenverarbeitungseinrichtung mit Mikroprozessor und mit zusätzlicher Recheneinheit sowie zugeordnetes Verfahren |
| US20050141095A1 (en) * | 2003-12-29 | 2005-06-30 | Youngtack Shim | Reflecting sheet |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3617720A (en) * | 1967-09-12 | 1971-11-02 | Bell Telephone Labor Inc | Fast fourier transform using hierarchical store |
| JPS6297062A (ja) * | 1985-10-23 | 1987-05-06 | Mitsubishi Electric Corp | デイジタルシグナルプロセツサ |
| IL81762A0 (en) * | 1986-04-11 | 1987-10-20 | Symbolics Inc | Instruction prefetch unit |
| US4969121A (en) * | 1987-03-02 | 1990-11-06 | Altera Corporation | Programmable integrated circuit logic array device having improved microprocessor connectability |
| JPH0719204B2 (ja) * | 1987-09-17 | 1995-03-06 | 筑波大学長 | 浮動小数点演算方式 |
| FR2656710A1 (fr) * | 1989-12-29 | 1991-07-05 | Radiotechnique Compelec | Microcontroleur pour l'execution rapide d'un grand nombre d'operations decomposable en sequence d'operations de meme nature. |
| JP2513139B2 (ja) * | 1993-07-27 | 1996-07-03 | 日本電気株式会社 | 信号処理プロセッサ |
| US5604909A (en) * | 1993-12-15 | 1997-02-18 | Silicon Graphics Computer Systems, Inc. | Apparatus for processing instructions in a computing system |
| US5732251A (en) * | 1996-05-06 | 1998-03-24 | Advanced Micro Devices | DSP with register file and multi-function instruction sequencer for vector processing by MACU |
-
1996
- 1996-07-31 DE DE19630861A patent/DE19630861A1/de not_active Withdrawn
-
1997
- 1997-07-21 EP EP97202275A patent/EP0822482B1/de not_active Expired - Lifetime
- 1997-07-21 DE DE59710434T patent/DE59710434D1/de not_active Expired - Lifetime
- 1997-07-28 JP JP9201287A patent/JPH1091593A/ja active Pending
- 1997-07-31 US US08/903,566 patent/US5889622A/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102227129A (zh) * | 2005-08-19 | 2011-10-26 | 索尼株式会社 | 信息处理装置、信息处理方法、记录介质和程序 |
Also Published As
| Publication number | Publication date |
|---|---|
| DE19630861A1 (de) | 1998-02-05 |
| US5889622A (en) | 1999-03-30 |
| DE59710434D1 (de) | 2003-08-21 |
| EP0822482A2 (de) | 1998-02-04 |
| EP0822482A3 (de) | 1998-09-23 |
| EP0822482B1 (de) | 2003-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4899272A (en) | Addressing multiple types of memory devices | |
| WO1999036852A1 (en) | Digital signal processor having data alignment buffer for performing unaligned data accesses | |
| WO2000033184A1 (en) | Shared instruction cache for multiple processors | |
| KR940015852A (ko) | 긴 명령 워드를 갖는 처리기 | |
| US4835684A (en) | Microcomputer capable of transferring data from one location to another within a memory without an intermediary data bus | |
| JPH02227768A (ja) | データ処理システム | |
| JP2023533795A (ja) | レジスタデータの消去 | |
| TW535054B (en) | Multi-tiered memory bank having different data buffer sizes with a programmable bank select | |
| US4460972A (en) | Single chip microcomputer selectively operable in response to instructions stored on the computer chip or in response to instructions stored external to the chip | |
| KR19990037572A (ko) | 뱅크 어드레스 값을 공급하는 다중 소스를 구비하는 프로세서구조 설계 및 그 설계방법 | |
| JPH1091593A (ja) | マイクロプロセッサと付加的計算ユニットとを含むデータ処理装置 | |
| US20030126413A1 (en) | Processor system including internal address generator for implementing single and burst data transfers | |
| JPS6042966B2 (ja) | デ−タ処理システム | |
| EP0020972B1 (en) | Program controlled microprocessing apparatus | |
| JPH0554009A (ja) | プログラムロード方式 | |
| US20060136539A1 (en) | Data processing device with microprocessor and with additional arithmetic unit and associated method | |
| JP2842024B2 (ja) | レジスタファイル回路 | |
| JPH01205339A (ja) | マイクロコンピュータシステム | |
| JPS61198351A (ja) | ダイレクト・メモリ・アクセス制御回路 | |
| JPH0364903B2 (enExample) | ||
| JPS6385954A (ja) | メモリ制御方式 | |
| JPH03158943A (ja) | バッファ記憶・転送方式 | |
| JPS5837885A (ja) | マイクロプロセツサ装置 | |
| JP2001100991A (ja) | ディジタル信号処理装置 | |
| JPH0738157B2 (ja) | レジスタ選択方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040728 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040728 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060131 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20060501 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20060509 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20061003 |