JPH1091426A5 - - Google Patents
Info
- Publication number
- JPH1091426A5 JPH1091426A5 JP1996240848A JP24084896A JPH1091426A5 JP H1091426 A5 JPH1091426 A5 JP H1091426A5 JP 1996240848 A JP1996240848 A JP 1996240848A JP 24084896 A JP24084896 A JP 24084896A JP H1091426 A5 JPH1091426 A5 JP H1091426A5
- Authority
- JP
- Japan
- Prior art keywords
- output buffer
- input
- output
- signal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24084896A JP3950186B2 (ja) | 1996-09-11 | 1996-09-11 | 遊技機用プログラム解読防止機能付きセキュリティチップ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24084896A JP3950186B2 (ja) | 1996-09-11 | 1996-09-11 | 遊技機用プログラム解読防止機能付きセキュリティチップ |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007080263A Division JP4523613B2 (ja) | 2007-03-26 | 2007-03-26 | 遊技機制御用マイクロコンピュータチップにおけるプログラム解読防止回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH1091426A JPH1091426A (ja) | 1998-04-10 |
| JPH1091426A5 true JPH1091426A5 (https=) | 2004-09-24 |
| JP3950186B2 JP3950186B2 (ja) | 2007-07-25 |
Family
ID=17065617
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24084896A Expired - Fee Related JP3950186B2 (ja) | 1996-09-11 | 1996-09-11 | 遊技機用プログラム解読防止機能付きセキュリティチップ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3950186B2 (https=) |
Families Citing this family (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3791654B2 (ja) * | 1998-10-29 | 2006-06-28 | 株式会社ソフィア | 遊技用演算処理装置 |
| JP2002244757A (ja) * | 2001-02-19 | 2002-08-30 | Sony Corp | 半導体回路 |
| WO2002065287A1 (fr) | 2001-02-16 | 2002-08-22 | Sony Corporation | Procede de traitement de donnees et appareil correspondant |
| JP2004024449A (ja) * | 2002-06-24 | 2004-01-29 | Sankyo Kk | 遊技機 |
| JP2004024450A (ja) * | 2002-06-24 | 2004-01-29 | Sankyo Kk | 遊技機 |
| JP2004024547A (ja) * | 2002-06-25 | 2004-01-29 | Sankyo Kk | 遊技機 |
| JP2004024546A (ja) * | 2002-06-25 | 2004-01-29 | Sankyo Kk | 遊技機 |
| JP2004024545A (ja) * | 2002-06-25 | 2004-01-29 | Sankyo Kk | 遊技機 |
| JP2004024587A (ja) * | 2002-06-26 | 2004-01-29 | Sankyo Kk | 遊技機 |
| JP2004024588A (ja) * | 2002-06-26 | 2004-01-29 | Sankyo Kk | 遊技機 |
| JP2004024585A (ja) * | 2002-06-26 | 2004-01-29 | Sankyo Kk | 遊技機 |
| JP2004024586A (ja) * | 2002-06-26 | 2004-01-29 | Sankyo Kk | 遊技機 |
| JP2004033639A (ja) * | 2002-07-05 | 2004-02-05 | Sankyo Kk | 遊技機 |
| JP2009034317A (ja) * | 2007-08-01 | 2009-02-19 | Daito Giken:Kk | 遊技台 |
| JP2009223611A (ja) * | 2008-03-17 | 2009-10-01 | Konami Digital Entertainment Co Ltd | 情報処理装置、情報処理方法、ならびに、プログラム |
| JP5680594B2 (ja) * | 2012-07-30 | 2015-03-04 | 株式会社三共 | 遊技機 |
| JP5680593B2 (ja) * | 2012-07-30 | 2015-03-04 | 株式会社三共 | 遊技機 |
| JP5890813B2 (ja) * | 2013-09-10 | 2016-03-22 | 株式会社三共 | 遊技機 |
| JP6528401B2 (ja) * | 2014-12-26 | 2019-06-12 | 株式会社三洋物産 | 遊技機 |
| JP6142224B2 (ja) * | 2015-08-31 | 2017-06-07 | 株式会社ソフイア | 遊技機 |
| JP6142223B2 (ja) * | 2015-08-31 | 2017-06-07 | 株式会社ソフイア | 遊技機 |
| JP2019122878A (ja) * | 2019-05-14 | 2019-07-25 | 株式会社三洋物産 | 遊技機 |
-
1996
- 1996-09-11 JP JP24084896A patent/JP3950186B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH1091426A5 (https=) | ||
| JP3950186B2 (ja) | 遊技機用プログラム解読防止機能付きセキュリティチップ | |
| US7117352B1 (en) | Debug port disable mechanism | |
| US7730545B2 (en) | Test access control for secure integrated circuits | |
| JP4260984B2 (ja) | 情報処理装置および情報処理方法 | |
| US6968420B1 (en) | Use of EEPROM for storage of security objects in secure systems | |
| US20090204823A1 (en) | Method and apparatus for controlling system access during protected modes of operation | |
| KR20090095843A (ko) | 보안 기능을 갖는 프로세서 장치 | |
| JP2002025278A (ja) | 半導体記憶装置 | |
| US20240187231A1 (en) | Forensics Module and Integrated System | |
| JP2000122931A (ja) | デジタル集積回路 | |
| US7228440B1 (en) | Scan and boundary scan disable mechanism on secure device | |
| US7809934B2 (en) | Security measures for preventing attacks that use test mechanisms | |
| US8639946B2 (en) | System and method of using a protected non-volatile memory | |
| US7330979B1 (en) | Method for protecting the processing of sensitive information in a monolithic security module, and associate security module | |
| KR102324328B1 (ko) | 보안 요소 | |
| US20080148343A1 (en) | Debugging security mechanism for soc asic | |
| JP4182740B2 (ja) | マイクロコンピュータ | |
| TWI393006B (zh) | 用於碼傾印保護之安全系統及安全方法 | |
| US7254716B1 (en) | Security supervisor governing allowed transactions on a system bus | |
| US7254720B1 (en) | Precise exit logic for removal of security overlay of instruction space | |
| JP4523613B2 (ja) | 遊技機制御用マイクロコンピュータチップにおけるプログラム解読防止回路 | |
| JP2006507593A (ja) | マイクロコントローラ、及びマイクロコントローラのプログラミングを処理するための結合方法 | |
| WO2008014195A2 (en) | Apparatus and method for protection of memory in a microprocessor | |
| JP2012079152A (ja) | 半導体装置 |