JPH10335776A - Printed circuit board - Google Patents

Printed circuit board

Info

Publication number
JPH10335776A
JPH10335776A JP13867697A JP13867697A JPH10335776A JP H10335776 A JPH10335776 A JP H10335776A JP 13867697 A JP13867697 A JP 13867697A JP 13867697 A JP13867697 A JP 13867697A JP H10335776 A JPH10335776 A JP H10335776A
Authority
JP
Japan
Prior art keywords
circuit board
printed circuit
conductive film
anisotropic conductive
resist layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13867697A
Other languages
Japanese (ja)
Inventor
Yukihiko Tsukuda
幸彦 津久田
Minoru Miyagawa
実 宮川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP13867697A priority Critical patent/JPH10335776A/en
Publication of JPH10335776A publication Critical patent/JPH10335776A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks

Abstract

PROBLEM TO BE SOLVED: To provide a printed circuit board, in which a remaining air of an opening part is removed when electric component is connected to the printed circuit board via an anisotropic conductive film, and reliability of electric connection between wiring patterns and electronic component is enhanced. SOLUTION: In a printed circuit board, a solder resist layer 13 having an opening part 16 is adhered onto an insulation substrate 11 forming a specific wiring pattern 12, and electronic component is connected to a connection part of the wiring patterns 12 facing the opening part 16 via an anisotropic conductive film 14. An air extracting hole 15 is provided in the insulation substrate 11 facing the opening part 16 of the solder resist layer 13.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、例えば、半導体素
子等のチップ状の電子部品を、絶縁基板上の配線パター
ンに、異方性導電膜を介して電気的且つ機械的に接合す
るのに適したプリント回路基板に関する。
The present invention relates to a method for electrically and mechanically joining a chip-like electronic component such as a semiconductor device to a wiring pattern on an insulating substrate via an anisotropic conductive film. It relates to a suitable printed circuit board.

【0002】[0002]

【従来の技術】従来、プリント回路基板に電子部品、例
えば半導体素子を電気的に接続する方法として、いわゆ
るフリップチップボンディング(flip chip bonding)等
の方法が一般的であり、半導体素子の金属接続端子(通
称バンプと称する。)をプリント回路基板の配線パター
ンに重ね合わせた状態で、両者間に導電性粒子を絶縁性
接着剤に分散させた異方性導電膜を介して熱圧着して、
導電性粒子によって対応する部分間(バンプと導電パタ
ーン間)を接続し、対応せざる部分間には絶縁性接着剤
によって電気的に分離して、すなわち電気的に異方性を
もった接続を行い、且つ機械的接着も行うようにした方
法が行われている。
2. Description of the Related Art Conventionally, as a method of electrically connecting an electronic component, for example, a semiconductor element, to a printed circuit board, a method such as so-called flip chip bonding is generally used, and a metal connection terminal of the semiconductor element is used. (Commonly called a bump) is superimposed on the wiring pattern of the printed circuit board, and thermocompression-bonded therebetween through an anisotropic conductive film in which conductive particles are dispersed in an insulating adhesive.
The corresponding parts (between the bump and the conductive pattern) are connected by conductive particles, and the parts that do not correspond are electrically separated by an insulating adhesive, that is, electrically anisotropic connection is made. There is a method of performing mechanical bonding as well as mechanical bonding.

【0003】図8A〜Cに、プリント回路基板に電子部
品の1つである半導体素子を異方性導電膜に接続するプ
ロセスを示し、図9に、プリント回路基板に異方性導電
膜を載置した図8BのB−B断面図を示す。また、図1
0は、プリント回路基板に半導体素子を接続した図8C
のC−C断面を示す。
FIGS. 8A to 8C show a process for connecting a semiconductor element, which is one of electronic components, to an anisotropic conductive film on a printed circuit board. FIG. 9 shows a process for mounting the anisotropic conductive film on the printed circuit board. 8B is a sectional view taken along line BB of FIG. 8B. FIG.
FIG. 8C shows a semiconductor device connected to a printed circuit board.
2 shows a C-C cross section of FIG.

【0004】図8Aに示すように、絶縁基板11の一面
上に所定の配線パターン12を形成し、配線パターン1
2の半導体素子20との接続部12aを除いて、全面に
ソルダレジスト層13を被着形成してなるプリント回路
基板17が設けられる。
[0004] As shown in FIG. 8A, a predetermined wiring pattern 12 is formed on one surface of an insulating substrate 11, and the wiring pattern 1 is formed.
A printed circuit board 17 having a solder resist layer 13 formed on the entire surface except for a connection portion 12a with the second semiconductor element 20 is provided.

【0005】このプリント回路基板17に異方性導電膜
14を載置する際、ソルダレジスト層13の開口部16
よりも小さく、配線パターン12上に直接載置すると、
異方性導電膜14の端部との接触により、配線パターン
12に亀裂が入り断線を起こす為、図8B及び図9に示
すように、異方性導電膜14をソルダレジスト層13の
開口部16よりも大きくし、ソルダレジスト層13の上
に跨がるように載置している。そして異方性導電膜14
をソルダレジスト層13上に載置した後、図8C及び図
10に示すように金属接続端子(バンプ)21が形成さ
れている半導体素子20を、加熱,加圧して配線パター
ン12の接続部12aと接続させている。この時、異方
性導電膜14は、配線パターン12と半導体20とを電
気的に接続させ、かつ、その信頼性を継続させる為の機
械的な封止樹脂としての役割も果たしている。
When mounting the anisotropic conductive film 14 on the printed circuit board 17, the opening 16 in the solder resist layer 13 is
Smaller than the wiring pattern 12 and placed directly on the wiring pattern 12,
Since the wiring pattern 12 is cracked and breaks due to contact with the end of the anisotropic conductive film 14, the anisotropic conductive film 14 is connected to the opening of the solder resist layer 13 as shown in FIGS. 8B and 9. 16 and is mounted so as to straddle the solder resist layer 13. And anisotropic conductive film 14
Is placed on the solder resist layer 13, the semiconductor element 20 on which the metal connection terminals (bumps) 21 are formed as shown in FIGS. 8C and 10 is heated and pressed to connect the connection portions 12a of the wiring pattern 12. Connected. At this time, the anisotropic conductive film 14 also serves as a mechanical sealing resin for electrically connecting the wiring pattern 12 and the semiconductor 20 and maintaining its reliability.

【0006】[0006]

【発明が解決しようとする課題】ところで、従来のプリ
ント回路基板17と半導体素子20の接続方法では、ソ
ルダレジスト層13と絶縁基板11とは10〜20μm
の間隔があり、そのまま異方性導電膜14を加熱して絶
縁基板11に押圧すると、ソルダレジスト層13の開口
部16が密閉されるので、図10に示すように、絶縁基
板11上に残留空気30の気泡が残る。このように残留
空気30を閉じ込めた状態で使用していると、時間の経
過と共に配線パターン12とバンプ21との接続が切り
離されてしまい、電気回路としての信頼性に大きな問題
が生ずる。本発明は、このような残留空気をなくし、配
線パターンと電子部品との電気的接続の信頼性を向上さ
せるプリント回路基板を提供するものである。
In the conventional method for connecting the printed circuit board 17 and the semiconductor element 20, the solder resist layer 13 and the insulating substrate 11 have a thickness of 10 to 20 μm.
When the anisotropic conductive film 14 is heated and pressed against the insulating substrate 11 as it is, the opening 16 of the solder resist layer 13 is sealed, so that as shown in FIG. Air bubbles of air 30 remain. If the residual air 30 is used in a confined state as described above, the connection between the wiring pattern 12 and the bump 21 is cut off with the elapse of time, causing a serious problem in reliability as an electric circuit. The present invention is to provide a printed circuit board that eliminates such residual air and improves the reliability of electrical connection between a wiring pattern and an electronic component.

【0007】[0007]

【課題を解決するための手段】本発明のプリント回路基
板は、ソルダレジスト層の開口部に臨む絶縁基板に、空
気抜き孔を設けた構成とする。
A printed circuit board according to the present invention has a structure in which an air vent hole is provided in an insulating substrate facing an opening of a solder resist layer.

【0008】このような構成においては、電子部品をプ
リント回路基板に接続する際、開口部の残留空気が絶縁
基板の空気抜き孔から完全に除去され、電子部品のバン
プとプリント回路基板の配線パターンとの接続が良好と
なり、長時間の使用によっても信頼性がほとんど失われ
ない。
In such a configuration, when connecting the electronic component to the printed circuit board, the residual air in the opening is completely removed from the air vent hole of the insulating substrate, and the bump of the electronic component and the wiring pattern of the printed circuit board are removed. Connection is good and reliability is hardly lost even after long use.

【0009】[0009]

【発明の実施の形態】本発明に係るプリント回路基板
は、所定の配線パターンが形成された絶縁基板上に、開
口部を有したソルダレジスト層が被着形成され、電子部
品を、前記開口部に臨む配線パターンの接続部に対し
て、異方性導電膜を介して接続するプリント回路基板に
於いて、ソルダレジスト層の開口部に臨む絶縁基板に、
空気抜き孔が設けられた構成とする。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A printed circuit board according to the present invention has a solder resist layer having an opening formed on an insulating substrate on which a predetermined wiring pattern is formed. In the printed circuit board connected through the anisotropic conductive film to the connection part of the wiring pattern facing the, the insulating substrate facing the opening of the solder resist layer,
The air vent hole is provided.

【0010】本発明に係るプリント回路基板は、上記プ
リント回路基板において、空気抜き孔が、前記開口部の
隅に対応した位置に設けられた構成とする。
[0010] The printed circuit board according to the present invention is configured such that, in the printed circuit board, air vent holes are provided at positions corresponding to the corners of the opening.

【0011】以下、図面を参照して説明する。図1は、
本発明に係るプリント回路基板の一例の平面図であり、
図2は、図1のA−A線上の断面図を示す。このプリン
ト回路基板10は、絶縁基板11の一面上に配線パター
ン12を形成し、その上に、配線パターン12の接続部
12a(電子部品が接続される接続部)を含む所要領域
を除いた全面に、ソルダレジスト層13を被着形成し、
その所要領域、即ちソルダレジスト層13の開口部16
に臨む絶縁基板11に、下部まで貫通した空気抜き孔1
5を複数設けて構成される。
Hereinafter, description will be made with reference to the drawings. FIG.
It is a plan view of an example of a printed circuit board according to the present invention,
FIG. 2 is a sectional view taken along line AA of FIG. The printed circuit board 10 has a wiring pattern 12 formed on one surface of an insulating substrate 11, and an entire surface of the printed circuit board 10 excluding a required area including a connection portion 12 a of the wiring pattern 12 (connection portion to which electronic components are connected). Then, a solder resist layer 13 is formed by deposition.
The required area, that is, the opening 16 of the solder resist layer 13
Air vent hole 1 penetrating to the lower part of insulating substrate 11 facing
5 is provided.

【0012】空気抜き孔15の位置は、ソルダレジスト
層13の開口部16内で、異方性導電膜14を圧着する
際に空気が残留する箇所に適宜設ければよいが、通常、
ソルダレジスト層13の開口部16は正方形であるの
で、その開口部16の四隅に空気が残留し易いので、当
該四隅に空気抜き孔15を設けることが好ましい。
The position of the air vent hole 15 may be appropriately provided in the opening 16 of the solder resist layer 13 at a position where air remains when the anisotropic conductive film 14 is press-bonded.
Since the opening 16 of the solder resist layer 13 is square, air is likely to remain at the four corners of the opening 16, so it is preferable to provide the air vent holes 15 at the four corners.

【0013】空気抜き孔15の大きさや形状等は、残留
空気量に応じて適宜選択すればよいが、通常、ドリル等
で開孔する場合には、0.5〜1mmφ程度が好まし
い。
The size, shape and the like of the air vent hole 15 may be appropriately selected according to the amount of residual air. In general, when the hole is opened by a drill or the like, the diameter is preferably about 0.5 to 1 mmφ.

【0014】このプリント回路基板10に電子部品、例
えば半導体素子を接続するには、次のようにして行う。
An electronic component, for example, a semiconductor element is connected to the printed circuit board 10 in the following manner.

【0015】まず、前述したように、ソルダレジスト層
13の開口部16を覆うように、異方性導電膜14を載
置する。次いで、図3に示すように、先端部にラバー、
好ましくは中央部が凸状であるラバー41を貼り付けた
貼り付けヘッド40を用いて、異方性導電膜14を加
熱,加圧する。この時、開口部16に臨む領域の中央部
の空気30は隅に追いやられ(図4参照)、中央部に空
気が残留することが殆どなくなる。この隅に追いやられ
た空気30が、開口部16の隅に設けた空気抜き孔15
から全て抜き出されて、図5に示すように異方性導電膜
14の密着が完全となる。
First, as described above, the anisotropic conductive film 14 is placed so as to cover the opening 16 of the solder resist layer 13. Then, as shown in FIG.
Preferably, the anisotropic conductive film 14 is heated and pressed by using an attaching head 40 to which a rubber 41 having a convex central portion is attached. At this time, the air 30 at the center of the area facing the opening 16 is driven to the corner (see FIG. 4), and the air hardly remains at the center. The air 30 that has been displaced to this corner is filled with air vent holes 15 formed in the corners of the opening 16.
From the substrate, and the adhesion of the anisotropic conductive film 14 is completed as shown in FIG.

【0016】次に図6に示すように加熱状態で半導体素
子を直接加圧して、半導体素子20の金属接続端子(バ
ンプ)21を、プリント回路基板10の配線パターン1
2に圧接し、半導体素子20と配線パターン12とを異
方性導電膜14を介して接続する。
Next, as shown in FIG. 6, the semiconductor element is directly pressurized in a heated state, and the metal connection terminals (bumps) 21 of the semiconductor element 20 are connected to the wiring pattern 1 of the printed circuit board 10.
2, the semiconductor element 20 and the wiring pattern 12 are connected via the anisotropic conductive film 14.

【0017】また、図7に示すように、先端部が平坦な
金属性の貼り付けヘッド40で異方性導電膜14を加圧
して、ソルダレジスト層13の開口部16に押し込み、
その後、異方性導電膜14の上に半導体素子を載置し、
同様に加圧して、金属接続端子(バンプ)を、異方性導
電膜14を介して配線パターン12の接続部12aに圧
接することもできる。但し、張り付けヘッド40とし
て、図3に示す先端部にラバー41を貼り付けた貼り付
けヘッドを用いた方が、残留空気30を隅に設けた空気
抜き孔15から確実に抜き出すことができるのでより好
ましい。
As shown in FIG. 7, the anisotropic conductive film 14 is pressurized by a metal bonding head 40 having a flat tip, and is pressed into the opening 16 of the solder resist layer 13.
After that, the semiconductor element is placed on the anisotropic conductive film 14,
Similarly, by applying pressure, the metal connection terminal (bump) can be pressed into contact with the connection portion 12a of the wiring pattern 12 via the anisotropic conductive film 14. However, it is more preferable to use, as the pasting head 40, a pasting head in which rubber 41 is pasted to the tip end portion shown in FIG. 3 because the residual air 30 can be reliably extracted from the air vent hole 15 provided at the corner. .

【0018】上述したように、本発明のプリント回路基
板10によれば、プリント回路基板10のソルダレジス
ト層13の開口部16に臨む領域の絶縁基板11に、好
ましくはその四隅部に空気抜き孔15が設けられている
ので、半導体素子20等の電子部品を異方性導電膜14
を介して接続する際に、空気抜き孔15を通じて残留空
気30が完全に除去され、電気的,機械的な接続が良好
となる。また、残留空気に起因する経時変化による配線
パターンと電子部品のバンプとの接続不良も無くなり、
信頼性の高い接続が得られる。
As described above, according to the printed circuit board 10 of the present invention, the air vent holes 15 are preferably formed at the four corners of the insulating substrate 11 in the region facing the openings 16 of the solder resist layer 13 of the printed circuit board 10. Is provided, an electronic component such as the semiconductor element 20 is connected to the anisotropic conductive film 14.
, The residual air 30 is completely removed through the air vent hole 15, and the electrical and mechanical connection is improved. In addition, there is no connection failure between the wiring pattern and the bump of the electronic component due to aging due to residual air,
A highly reliable connection is obtained.

【0019】本発明のプリント回路基板は、上述の例に
限定されるものではなく、本発明の要旨を逸脱しない範
囲でその他様々な構成が取り得る。
The printed circuit board of the present invention is not limited to the above-described example, and may take various other configurations without departing from the gist of the present invention.

【0020】[0020]

【発明の効果】本発明のプリント回路基板によれば、ソ
ルダレジスト層の開口部において、その配線パターンに
半導体素子等の電子部品を、異方性導電膜を介して接続
する場合に、残留空気が完全に除去されるので、電気
的,機械的な接続が良好となる。又、経時変化による接
続の不良も無くなるために、極めて信頼性の高い接続が
得られる。また、特に空気抜き孔が、開口部の隅に対応
する位置に設けられている場合には、残留空気がさらに
少なくなり、前記電気的および機械的な接続がさらに完
全となる。
According to the printed circuit board of the present invention, when an electronic component such as a semiconductor element is connected to the wiring pattern through the anisotropic conductive film in the opening of the solder resist layer, residual air is generated. Is completely removed, so that electrical and mechanical connection is improved. In addition, since connection failure due to aging is eliminated, a highly reliable connection can be obtained. Further, particularly when the air vent hole is provided at a position corresponding to the corner of the opening, the residual air is further reduced, and the electrical and mechanical connection is further completed.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明のプリント回路基板の構成を示す平面図
である。
FIG. 1 is a plan view showing a configuration of a printed circuit board according to the present invention.

【図2】図1のA−A断面図である。FIG. 2 is a sectional view taken along line AA of FIG.

【図3】本発明のプリント回路基板に異方性導電膜を介
して電子部品を接続する方法の説明図(その1)であ
る。
FIG. 3 is an explanatory view (part 1) of a method for connecting an electronic component to a printed circuit board via an anisotropic conductive film according to the present invention.

【図4】本発明のプリント回路基板に異方性導電膜を介
して電子部品を接続する方法の説明図(その2)であ
る。
FIG. 4 is an explanatory view (part 2) of a method for connecting an electronic component to a printed circuit board via an anisotropic conductive film according to the present invention.

【図5】本発明のプリント回路基板に異方性導電膜を介
して電子部品を接続する方法の説明図(その3)であ
る。
FIG. 5 is an explanatory view (part 3) of a method of connecting an electronic component to a printed circuit board via an anisotropic conductive film according to the present invention.

【図6】本発明のプリント回路基板に異方性導電膜を介
して電子部品を接続する方法の説明図(その4)であ
る。
FIG. 6 is an explanatory view (No. 4) of a method for connecting an electronic component to a printed circuit board via an anisotropic conductive film according to the present invention.

【図7】本発明のプリント回路基板に異方性導電膜を圧
着する他の方法の説明図である。
FIG. 7 is an explanatory view of another method of pressing an anisotropic conductive film on a printed circuit board according to the present invention.

【図8】従来のプリント回路基板と半導体素子とを接続
する場合の工程図である。
FIG. 8 is a process diagram for connecting a conventional printed circuit board and a semiconductor element.

【図9】図8CのB−B断面図である。FIG. 9 is a sectional view taken along line BB of FIG. 8C.

【図10】図8CのC−C断面図である。FIG. 10 is a sectional view taken along line CC of FIG. 8C.

【符号の説明】[Explanation of symbols]

10,17 プリント回路基板、11 絶縁基板、12
配線パターン、13 ソルダレジスト層、14 異方
性導電膜、15空気抜き孔、16 開口部、20 半導
体素子、21 バンプ、30 残留空気、40 貼り付
けヘッド、41 ラバー
10, 17 printed circuit board, 11 insulating board, 12
Wiring pattern, 13 solder resist layer, 14 anisotropic conductive film, 15 air vent hole, 16 opening, 20 semiconductor element, 21 bump, 30 residual air, 40 bonding head, 41 rubber

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 所定の配線パターンが形成された絶縁基
板上に、開口部を有したソルダレジスト層が被着形成さ
れ、電子部品を前記開口部に臨む配線パターンの接続部
に対して、異方性導電膜を介して接続するプリント回路
基板に於いて、前記ソルダレジスト層の開口部に臨む前
記絶縁基板に、空気抜き孔が設けられて成ることを特徴
とするプリント回路基板。
A solder resist layer having an opening is formed on an insulating substrate on which a predetermined wiring pattern is formed, and an electronic component is connected to a connecting portion of the wiring pattern facing the opening. A printed circuit board connected via an isotropic conductive film, wherein an air vent hole is provided in the insulating substrate facing an opening of the solder resist layer.
【請求項2】 前記空気抜き孔は、前記開口部の隅に対
応した位置に設けられて成ることを特徴とする請求項1
に記載のプリント回路基板。
2. The air vent hole is provided at a position corresponding to a corner of the opening.
A printed circuit board according to claim 1.
JP13867697A 1997-05-28 1997-05-28 Printed circuit board Pending JPH10335776A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13867697A JPH10335776A (en) 1997-05-28 1997-05-28 Printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13867697A JPH10335776A (en) 1997-05-28 1997-05-28 Printed circuit board

Publications (1)

Publication Number Publication Date
JPH10335776A true JPH10335776A (en) 1998-12-18

Family

ID=15227511

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13867697A Pending JPH10335776A (en) 1997-05-28 1997-05-28 Printed circuit board

Country Status (1)

Country Link
JP (1) JPH10335776A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109597254A (en) * 2019-01-08 2019-04-09 深圳市华星光电半导体显示技术有限公司 The structure and display panel in chip bonding region
EP4138524A1 (en) * 2021-06-30 2023-02-22 Honor Device Co., Ltd. Terminal device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109597254A (en) * 2019-01-08 2019-04-09 深圳市华星光电半导体显示技术有限公司 The structure and display panel in chip bonding region
WO2020143127A1 (en) * 2019-01-08 2020-07-16 深圳市华星光电半导体显示技术有限公司 Structure of chip binding region, and display panel
EP4138524A1 (en) * 2021-06-30 2023-02-22 Honor Device Co., Ltd. Terminal device
EP4138524A4 (en) * 2021-06-30 2023-10-11 Honor Device Co., Ltd. Terminal device

Similar Documents

Publication Publication Date Title
WO2002045152A3 (en) Flip chip mounting technique
JP2001267359A (en) Method for manufacturing semiconductor device and semiconductor device
JPH11288750A (en) Joint structure of flexible wiring board
JP2000277649A (en) Semiconductor and manufacture of the same
JPH1116949A (en) Acf-bonding structure
JPH09162230A (en) Electronic circuit device and its manufacturing method
JP2000150560A (en) Bump forming method, bump forming bonding tool, semiconductor wafer, semiconductor chip, semiconductor device, manufacture thereof, circuit substrate and electronic machine
JPH10335776A (en) Printed circuit board
JP2001189345A (en) Connecting method of semiconductor element, and semiconductor device
JPH11191574A (en) Semiconductor device
JP2928822B2 (en) Semiconductor device and connection method thereof
JP3350454B2 (en) Semiconductor integrated circuit device, method of manufacturing the same, and manufacturing apparatus
JP3319269B2 (en) Electronic component joining method
JPH10189655A (en) Wiring board, semiconductor device and mounting of electronic component
JP2002118197A (en) Circuit board and semiconductor device using the same as well as its manufacturing method
JPH11176849A (en) Manufacture of semiconductor device
JPH11163054A (en) Structure of semiconductor device and its manufacture
JP4566915B2 (en) Semiconductor device mounting body and method of manufacturing semiconductor device mounting body
JP2002026170A (en) Resin-sealed semiconductor device and its manufacturing method
JP3362007B2 (en) Semiconductor device, method of manufacturing the same, and tape carrier
JP2000124251A (en) Semiconductor device, manufacture thereof, circuit board and electronic equipment
JPH0677285A (en) Mounting of ic element
JP2000223530A (en) Flip-chip bonded device and mounting method
JPH09246331A (en) Manufacture of semiconductor device and wire pattern film using it
JP2555916B2 (en) Film carrier semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20040108

Free format text: JAPANESE INTERMEDIATE CODE: A621

A131 Notification of reasons for refusal

Effective date: 20061114

Free format text: JAPANESE INTERMEDIATE CODE: A131

A521 Written amendment

Effective date: 20070115

Free format text: JAPANESE INTERMEDIATE CODE: A523

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070206