JPH10308894A5 - - Google Patents
Info
- Publication number
- JPH10308894A5 JPH10308894A5 JP1997119744A JP11974497A JPH10308894A5 JP H10308894 A5 JPH10308894 A5 JP H10308894A5 JP 1997119744 A JP1997119744 A JP 1997119744A JP 11974497 A JP11974497 A JP 11974497A JP H10308894 A5 JPH10308894 A5 JP H10308894A5
- Authority
- JP
- Japan
- Prior art keywords
- information
- block
- video signal
- buses
- subject
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11974497A JP3787950B2 (ja) | 1997-05-09 | 1997-05-09 | 映像信号処理回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11974497A JP3787950B2 (ja) | 1997-05-09 | 1997-05-09 | 映像信号処理回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH10308894A JPH10308894A (ja) | 1998-11-17 |
| JPH10308894A5 true JPH10308894A5 (enExample) | 2004-09-30 |
| JP3787950B2 JP3787950B2 (ja) | 2006-06-21 |
Family
ID=14769075
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11974497A Expired - Fee Related JP3787950B2 (ja) | 1997-05-09 | 1997-05-09 | 映像信号処理回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3787950B2 (enExample) |
-
1997
- 1997-05-09 JP JP11974497A patent/JP3787950B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001197485A5 (enExample) | ||
| JPS61141065A (ja) | 画像表示信号発生装置 | |
| JPH1063611A5 (enExample) | ||
| EP0403729B1 (en) | Digital-signal processing apparatus | |
| JPH10308894A5 (enExample) | ||
| JPH0228178B2 (enExample) | ||
| KR0123091B1 (ko) | 프레임 메모리에 있어서 데이타 버스 구조 | |
| DE502004007332D1 (de) | Ansteuerung zur stereoprojektion | |
| JP2695773B2 (ja) | マルチcpu制御方式 | |
| JP3787950B2 (ja) | 映像信号処理回路 | |
| JPS6136859A (ja) | インタフエ−ス制御装置 | |
| KR100252635B1 (ko) | 디지탈시그널프로세서와양방향버퍼를이용한여러경로의입출력제어장치와이를적용시킨디지탈스틸카메라의입출력제어장치 | |
| EP0588167A3 (en) | Video circuit for combining luminance and chrominance signals. | |
| JPH03156552A (ja) | ダイレクトメモリアクセス制御回路方式 | |
| JPH02101674U (enExample) | ||
| JPH0311446A (ja) | メモリの接続制御回路 | |
| JPH0310355A (ja) | 共通バス優先制御方法 | |
| JPH0363995A (ja) | デュアルポートメモリ | |
| JPH0229186A (ja) | カラーcrt制御回路 | |
| JPS61175750A (ja) | Dma機能付きマイクロプロセツサシステム | |
| JPH0410135A (ja) | データの高速処理方式 | |
| JPH06168345A (ja) | マイコン入出力装置 | |
| JPH02114416A (ja) | 保持形リレーの消費電流抑圧方式 | |
| JPH01144869A (ja) | シャドー回路 | |
| JP2000059703A5 (ja) | 入力切替え装置及びその制御方法 |