JPH10303259A - 半導体集積回路装置およびその製造方法 - Google Patents
半導体集積回路装置およびその製造方法Info
- Publication number
- JPH10303259A JPH10303259A JP9111520A JP11152097A JPH10303259A JP H10303259 A JPH10303259 A JP H10303259A JP 9111520 A JP9111520 A JP 9111520A JP 11152097 A JP11152097 A JP 11152097A JP H10303259 A JPH10303259 A JP H10303259A
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- circuit device
- chip
- semiconductor integrated
- wiring layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Semiconductor Memories (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9111520A JPH10303259A (ja) | 1997-04-28 | 1997-04-28 | 半導体集積回路装置およびその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9111520A JPH10303259A (ja) | 1997-04-28 | 1997-04-28 | 半導体集積回路装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10303259A true JPH10303259A (ja) | 1998-11-13 |
| JPH10303259A5 JPH10303259A5 (enExample) | 2005-02-10 |
Family
ID=14563418
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9111520A Pending JPH10303259A (ja) | 1997-04-28 | 1997-04-28 | 半導体集積回路装置およびその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH10303259A (enExample) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100385225B1 (ko) * | 2001-03-23 | 2003-05-27 | 삼성전자주식회사 | 탐침 패드 및 범프 패드를 갖는 플립 칩형 반도체소자 및 그 제조방법 |
| JP2005317866A (ja) * | 2004-04-30 | 2005-11-10 | Sony Corp | 半導体装置およびその製造方法 |
| JP2009212299A (ja) * | 2008-03-04 | 2009-09-17 | Fujitsu Ltd | 半導体装置及びその製造方法 |
| US7919847B2 (en) | 2006-03-02 | 2011-04-05 | Ricoh Company, Ltd. | Semiconductor wafer, semiconductor device, and semiconductor device manufacturing method |
| KR20140039008A (ko) * | 2011-06-30 | 2014-03-31 | 어드밴테스트 (싱가포르) 피티이. 엘티디. | 웨이퍼의 스크라이브 라인들에 배치된 테스트 액세스 인터페이스에 전기적으로 결합되는 반도체 다이들에 접촉하기 위한 방법, 장치, 및 시스템들 |
| CN107680937A (zh) * | 2017-09-30 | 2018-02-09 | 睿力集成电路有限公司 | 晶圆结构、晶圆结构切割方法及芯片 |
-
1997
- 1997-04-28 JP JP9111520A patent/JPH10303259A/ja active Pending
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100385225B1 (ko) * | 2001-03-23 | 2003-05-27 | 삼성전자주식회사 | 탐침 패드 및 범프 패드를 갖는 플립 칩형 반도체소자 및 그 제조방법 |
| JP2005317866A (ja) * | 2004-04-30 | 2005-11-10 | Sony Corp | 半導体装置およびその製造方法 |
| US7919847B2 (en) | 2006-03-02 | 2011-04-05 | Ricoh Company, Ltd. | Semiconductor wafer, semiconductor device, and semiconductor device manufacturing method |
| JP2009212299A (ja) * | 2008-03-04 | 2009-09-17 | Fujitsu Ltd | 半導体装置及びその製造方法 |
| KR20140039008A (ko) * | 2011-06-30 | 2014-03-31 | 어드밴테스트 (싱가포르) 피티이. 엘티디. | 웨이퍼의 스크라이브 라인들에 배치된 테스트 액세스 인터페이스에 전기적으로 결합되는 반도체 다이들에 접촉하기 위한 방법, 장치, 및 시스템들 |
| CN103797570A (zh) * | 2011-06-30 | 2014-05-14 | 爱德万测试(新加坡)私人有限公司 | 接触电性连接至位于晶圆的划片线上的测试访问接口的半导体芯片的方法、装置以及系统 |
| JP2014526141A (ja) * | 2011-06-30 | 2014-10-02 | アドバンテスト (シンガポール) プライベート リミテッド | 電気的に結合された複数の半導体ダイをウェハのスクライブライン内に位置する検査アクセスインタフェースと接触させる方法、装置、及びシステム |
| CN107680937A (zh) * | 2017-09-30 | 2018-02-09 | 睿力集成电路有限公司 | 晶圆结构、晶圆结构切割方法及芯片 |
| CN107680937B (zh) * | 2017-09-30 | 2024-03-26 | 长鑫存储技术有限公司 | 晶圆结构、晶圆结构切割方法及芯片 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6297090B1 (en) | Method for fabricating a high-density semiconductor memory device | |
| CN1310315C (zh) | 纵向静态随机存取存储器单元器件及其形成方法 | |
| KR100249268B1 (ko) | 반도체 기억회로장치와 그 제조방법 | |
| EP1316112B1 (en) | Improved chip crack stop design for semiconductor chips | |
| KR100704244B1 (ko) | 반도체기억장치및그제조방법 | |
| US20020036322A1 (en) | SOI stacked dram logic | |
| US6022797A (en) | Method of manufacturing through holes in a semiconductor device | |
| US8692317B2 (en) | Semiconductor storage device | |
| KR0133921B1 (ko) | 반도체 장치 | |
| JPH0936252A (ja) | 半導体集積回路装置およびその製造方法 | |
| JPH0831457B2 (ja) | 半導体装置及びその製造方法 | |
| JP2020155485A (ja) | 半導体装置およびその製造方法 | |
| TWI776181B (zh) | 半導體裝置及半導體裝置的製造方法 | |
| JPH10303259A (ja) | 半導体集積回路装置およびその製造方法 | |
| JP3273001B2 (ja) | 半導体記憶装置とその製造方法 | |
| US6982466B2 (en) | Semiconductor devices including a silicide layer | |
| US20230200044A1 (en) | Method of manufacturing memory device having word lines with reduced leakage | |
| US6018183A (en) | Structure of manufacturing an electrostatic discharge protective circuit for SRAM | |
| US6683339B2 (en) | Semiconductor memory device having metal contact structure | |
| US11895820B2 (en) | Method of manufacturing memory device having word line with improved adhesion between work function member and conductive layer | |
| JP2000323582A (ja) | 半導体装置およびその製造方法 | |
| JP2000077624A (ja) | 高集積半導体メモリ装置及びその製造方法 | |
| US11569228B2 (en) | Semiconductor structure and method of manufacturing the same | |
| US11031304B2 (en) | Method of manufacturing semiconductor device | |
| JP2002305291A (ja) | 半導体集積回路装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040303 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040303 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050422 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060221 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060419 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20060516 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20060704 |