JPH10289043A - 半導体装置および情報処理装置 - Google Patents
半導体装置および情報処理装置Info
- Publication number
- JPH10289043A JPH10289043A JP9095608A JP9560897A JPH10289043A JP H10289043 A JPH10289043 A JP H10289043A JP 9095608 A JP9095608 A JP 9095608A JP 9560897 A JP9560897 A JP 9560897A JP H10289043 A JPH10289043 A JP H10289043A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- signal
- processor
- power supply
- supply voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9095608A JPH10289043A (ja) | 1997-04-14 | 1997-04-14 | 半導体装置および情報処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9095608A JPH10289043A (ja) | 1997-04-14 | 1997-04-14 | 半導体装置および情報処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10289043A true JPH10289043A (ja) | 1998-10-27 |
| JPH10289043A5 JPH10289043A5 (enExample) | 2004-07-22 |
Family
ID=14142275
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9095608A Pending JPH10289043A (ja) | 1997-04-14 | 1997-04-14 | 半導体装置および情報処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH10289043A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011508298A (ja) * | 2007-12-21 | 2011-03-10 | ジエマルト・エス・アー | Usbブリッジ |
-
1997
- 1997-04-14 JP JP9095608A patent/JPH10289043A/ja active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011508298A (ja) * | 2007-12-21 | 2011-03-10 | ジエマルト・エス・アー | Usbブリッジ |
| US8412873B2 (en) | 2007-12-21 | 2013-04-02 | Gemalto Sa | USB bridge |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5422523A (en) | Apparatus for translating logic signal levels from 3.3 volts to 5 volts | |
| US6597620B1 (en) | Storage circuit with data retention during power down | |
| US5557757A (en) | High performance integrated processor architecture including a sub-bus control unit for generating signals to control a secondary, non-multiplexed external bus | |
| JP3520922B2 (ja) | マイクロエレクトロニック装置 | |
| KR100309723B1 (ko) | 집적 회로 장치 | |
| US6467004B1 (en) | Pipelined semiconductor devices suitable for ultra large scale integration | |
| JP3866111B2 (ja) | 半導体集積回路及びバーンイン方法 | |
| US6241400B1 (en) | Configuration logic within a PCI compliant bus interface unit which can be selectively disconnected from a clocking source to conserve power | |
| KR19990086044A (ko) | 대기 전류 감소 기능을 갖는 동기식 디램 반도체 장치 | |
| US5903142A (en) | Low distortion level shifter | |
| JP2004173168A (ja) | マルチプレクサ回路 | |
| JPH10289043A (ja) | 半導体装置および情報処理装置 | |
| US6282666B1 (en) | Computer peripheral device having the capability to wake up from a cold state with information stored before cold powerdown | |
| EP1150467A1 (en) | Encoder architecture for parallel busses | |
| US7480189B2 (en) | Cross-coupled write circuit | |
| US6384631B1 (en) | Voltage level shifter with high impedance tri-state output and method of operation | |
| US6069491A (en) | Integrated buffer circuit | |
| JPH0950694A (ja) | 半導体論理回路 | |
| CN114372020B (zh) | 单芯片系统 | |
| JP2801824B2 (ja) | 半導体集積回路装置 | |
| US6593776B2 (en) | Method and apparatus for low power domino decoding | |
| JP2000232350A (ja) | 半導体集積回路装置 | |
| JP3075488B2 (ja) | バッファ回路及び半導体集積回路 | |
| JP2003143001A (ja) | 半導体集積回路 | |
| JP2000029560A (ja) | 電子装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050810 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050823 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051020 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20051129 |