JPH10106274A5 - - Google Patents

Info

Publication number
JPH10106274A5
JPH10106274A5 JP1997159409A JP15940997A JPH10106274A5 JP H10106274 A5 JPH10106274 A5 JP H10106274A5 JP 1997159409 A JP1997159409 A JP 1997159409A JP 15940997 A JP15940997 A JP 15940997A JP H10106274 A5 JPH10106274 A5 JP H10106274A5
Authority
JP
Japan
Prior art keywords
match
signal
encoding
bit
address signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1997159409A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10106274A (ja
Filing date
Publication date
Priority claimed from US08/664,902 external-priority patent/US5828324A/en
Application filed filed Critical
Publication of JPH10106274A publication Critical patent/JPH10106274A/ja
Publication of JPH10106274A5 publication Critical patent/JPH10106274A5/ja
Pending legal-status Critical Current

Links

JP9159409A 1996-06-17 1997-06-17 内容参照可能メモリ・エンコーダ Pending JPH10106274A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US664,902 1991-03-05
US08/664,902 US5828324A (en) 1996-06-17 1996-06-17 Match and match address signal generation in a content addressable memory encoder

Publications (2)

Publication Number Publication Date
JPH10106274A JPH10106274A (ja) 1998-04-24
JPH10106274A5 true JPH10106274A5 (enExample) 2005-02-17

Family

ID=24667919

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9159409A Pending JPH10106274A (ja) 1996-06-17 1997-06-17 内容参照可能メモリ・エンコーダ

Country Status (3)

Country Link
US (1) US5828324A (enExample)
EP (1) EP0814416B1 (enExample)
JP (1) JPH10106274A (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3196720B2 (ja) * 1998-03-20 2001-08-06 日本電気株式会社 連想メモリ制御回路及び制御方法
US6892272B1 (en) 1999-02-23 2005-05-10 Netlogic Microsystems, Inc. Method and apparatus for determining a longest prefix match in a content addressable memory device
US6191969B1 (en) * 1999-09-09 2001-02-20 Net Logic Microsystems, Inc. Selective match line discharging in a partitioned content addressable memory array
US6392910B1 (en) * 1999-09-10 2002-05-21 Sibercore Technologies, Inc. Priority encoder with multiple match function for content addressable memories and methods for implementing the same
US6934795B2 (en) 1999-09-23 2005-08-23 Netlogic Microsystems, Inc. Content addressable memory with programmable word width and programmable priority
US6944709B2 (en) 1999-09-23 2005-09-13 Netlogic Microsystems, Inc. Content addressable memory with block-programmable mask write mode, word width and priority
US7272027B2 (en) 1999-09-23 2007-09-18 Netlogic Microsystems, Inc. Priority circuit for content addressable memory
US7143231B1 (en) 1999-09-23 2006-11-28 Netlogic Microsystems, Inc. Method and apparatus for performing packet classification for policy-based packet routing
US6348881B1 (en) 2000-08-29 2002-02-19 Philips Electronics No. America Corp. Efficient hardware implementation of a compression algorithm

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3701980A (en) * 1970-08-03 1972-10-31 Gen Electric High density four-transistor mos content addressed memory
US4780845A (en) * 1986-07-23 1988-10-25 Advanced Micro Devices, Inc. High density, dynamic, content-addressable memory cell
US4881075A (en) * 1987-10-15 1989-11-14 Digital Equipment Corporation Method and apparatus for adaptive data compression
US4847619A (en) * 1987-10-19 1989-07-11 Hewlett-Packard Company Performance-based reset of data compression dictionary
AU624205B2 (en) * 1989-01-23 1992-06-04 General Electric Capital Corporation Variable length string matcher
US5373290A (en) * 1991-09-25 1994-12-13 Hewlett-Packard Corporation Apparatus and method for managing multiple dictionaries in content addressable memory based data compression
US5175543A (en) * 1991-09-25 1992-12-29 Hewlett-Packard Company Dictionary reset performance enhancement for data compression applications
US5555397A (en) * 1992-01-10 1996-09-10 Kawasaki Steel Corporation Priority encoder applicable to large capacity content addressable memory
US5351208A (en) * 1992-04-27 1994-09-27 Integrated Information Technology, Inc. Content addressable memory
US5455576A (en) * 1992-12-23 1995-10-03 Hewlett Packard Corporation Apparatus and methods for Lempel Ziv data compression with improved management of multiple dictionaries in content addressable memory
JP3007819B2 (ja) * 1994-12-28 2000-02-07 インターナショナル・ビジネス・マシーンズ・コーポレイション データ圧縮用検索装置

Similar Documents

Publication Publication Date Title
JPH10198597A5 (enExample)
JP2005501369A5 (enExample)
WO2001069603A3 (en) Multiple bank simultaneous operation for a flash memory
KR970071283A (ko) 캐쉬 메모리 및 그 동작 방법
KR900010417A (ko) 고밀도 메모리의 테스트를 위한 병렬 리드 회로
MY118269A (en) Semiconductor integrated circuit and data processing system
CA2333032A1 (en) Interleaving / deinterleaving apparatus and method for a communication system
US6301185B1 (en) Random access memory with divided memory banks and data read/write architecture therefor
JP2003123486A (ja) マルチレベル不揮発性メモリ内にデータを記憶および読み出す方法、並びにそのアーキテクチャ
KR910017268A (ko) 소형 컴퓨터 시스템의 개량된 scsi장치
TW331007B (en) Semiconductor memory device
JP2003296176A5 (enExample)
JPH10106274A5 (enExample)
US6470417B1 (en) Emulation of next generation DRAM technology
CA2170087C (en) High-density read-only memory
TW336294B (en) Semiconductor memory device and access method for the same
US6138214A (en) Synchronous dynamic random access memory architecture for sequential burst mode
US20230267976A1 (en) Memory circuit, data transmission circuit, and memory
WO2001053944A3 (de) Redundanter datenspeicher
CN223566129U (zh) 存储装置以及芯片
JP3247603B2 (ja) プレデコーダ回路及びデコーダ回路
JPH1083696A (ja) 半導体メモリ試験装置
SU888202A1 (ru) Буферное запоминающее устройство
JP3561602B2 (ja) 半導体記憶装置
JP2001067899A5 (enExample)