JPH0883914A - 多結晶半導体装置及びその製造方法 - Google Patents
多結晶半導体装置及びその製造方法Info
- Publication number
- JPH0883914A JPH0883914A JP22016694A JP22016694A JPH0883914A JP H0883914 A JPH0883914 A JP H0883914A JP 22016694 A JP22016694 A JP 22016694A JP 22016694 A JP22016694 A JP 22016694A JP H0883914 A JPH0883914 A JP H0883914A
- Authority
- JP
- Japan
- Prior art keywords
- polycrystalline semiconductor
- region
- semiconductor layer
- film
- energy density
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
- H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
- H10D30/6743—Silicon
- H10D30/6745—Polycrystalline or microcrystalline silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
- H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Plasma & Fusion (AREA)
- Recrystallisation Techniques (AREA)
- Thin Film Transistor (AREA)
- Liquid Crystal (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22016694A JPH0883914A (ja) | 1994-09-14 | 1994-09-14 | 多結晶半導体装置及びその製造方法 |
KR1019950030003A KR0170467B1 (ko) | 1994-09-14 | 1995-09-14 | 비단결정 반도체 장치 및 그 제조 방법 |
TW084110280A TW289166B (enrdf_load_stackoverflow) | 1994-09-14 | 1995-10-02 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22016694A JPH0883914A (ja) | 1994-09-14 | 1994-09-14 | 多結晶半導体装置及びその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0883914A true JPH0883914A (ja) | 1996-03-26 |
Family
ID=16746925
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22016694A Pending JPH0883914A (ja) | 1994-09-14 | 1994-09-14 | 多結晶半導体装置及びその製造方法 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH0883914A (enrdf_load_stackoverflow) |
KR (1) | KR0170467B1 (enrdf_load_stackoverflow) |
TW (1) | TW289166B (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001051296A (ja) * | 1999-08-06 | 2001-02-23 | Seiko Epson Corp | 薄膜デバイス装置の製造方法、薄膜デバイス装置、アクティブマトリクス基板の製造方法、アクティブマトリクス基板および電気光学装置 |
JP2005175476A (ja) * | 2003-12-06 | 2005-06-30 | Samsung Electronics Co Ltd | 多結晶シリコン薄膜の製造方法およびそれを利用したトランジスタの製造方法 |
-
1994
- 1994-09-14 JP JP22016694A patent/JPH0883914A/ja active Pending
-
1995
- 1995-09-14 KR KR1019950030003A patent/KR0170467B1/ko not_active Expired - Fee Related
- 1995-10-02 TW TW084110280A patent/TW289166B/zh not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001051296A (ja) * | 1999-08-06 | 2001-02-23 | Seiko Epson Corp | 薄膜デバイス装置の製造方法、薄膜デバイス装置、アクティブマトリクス基板の製造方法、アクティブマトリクス基板および電気光学装置 |
JP2005175476A (ja) * | 2003-12-06 | 2005-06-30 | Samsung Electronics Co Ltd | 多結晶シリコン薄膜の製造方法およびそれを利用したトランジスタの製造方法 |
Also Published As
Publication number | Publication date |
---|---|
KR960012566A (ko) | 1996-04-20 |
TW289166B (enrdf_load_stackoverflow) | 1996-10-21 |
KR0170467B1 (ko) | 1999-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6020224A (en) | Method for making thin film transistor | |
US6160279A (en) | Method for producing a semiconductor device including doping with a catalyst that is a group IV element | |
US5962871A (en) | Method for producing semiconductor device | |
US20060084204A1 (en) | Method of manufacturing a thin film transistor | |
US6875628B1 (en) | Semiconductor device and fabrication method of the same | |
JPH07153961A (ja) | 順スタガ型薄膜トランジスタ及びその製造方法 | |
US5786241A (en) | Method for forming a thin film semiconductor device utilizing a gate and gate side walls as masks | |
KR20030069779A (ko) | 박막트랜지스터 및 그 제조방법 | |
KR100700681B1 (ko) | 반도체박막의 결정화 방법 및 박막 반도체장치의 제조방법 | |
EP0459836B1 (en) | Method for fabricating thin-film transistors | |
JP4084039B2 (ja) | 薄膜半導体装置及びその製造方法 | |
JP2630244B2 (ja) | 薄膜トランジスタの製造方法 | |
JP3347340B2 (ja) | 薄膜トランジスタの製造方法 | |
JPH0883914A (ja) | 多結晶半導体装置及びその製造方法 | |
JPH04340725A (ja) | 薄膜トランジスタの製造方法 | |
JPH09213965A (ja) | 半導体装置の製造方法 | |
WO2001050516A1 (en) | Method of manufacturing a thin-film transistor | |
JPH09246183A (ja) | 多結晶半導体膜の製造方法 | |
JP3244518B2 (ja) | アクティブマトリクス基板の製造方法 | |
JP3094542B2 (ja) | アクティブマトリクス基板の製造方法 | |
JPH1187724A (ja) | 半導体素子の製造方法 | |
JPH0982639A (ja) | 半導体装置およびその製造方法 | |
US20060172469A1 (en) | Method of fabricating a polycrystalline silicon thin film transistor | |
JP3467571B2 (ja) | 薄膜トランジスタの製造方法 | |
JP3244387B2 (ja) | 薄膜半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20020903 |