JPH0818238A - Multi-layer ceramic wiring board and its manufacturing method - Google Patents

Multi-layer ceramic wiring board and its manufacturing method

Info

Publication number
JPH0818238A
JPH0818238A JP14330094A JP14330094A JPH0818238A JP H0818238 A JPH0818238 A JP H0818238A JP 14330094 A JP14330094 A JP 14330094A JP 14330094 A JP14330094 A JP 14330094A JP H0818238 A JPH0818238 A JP H0818238A
Authority
JP
Japan
Prior art keywords
wiring board
printed wiring
forming
outer layer
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14330094A
Other languages
Japanese (ja)
Other versions
JP2921400B2 (en
Inventor
Minoru Yoshinaka
實 芳中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP14330094A priority Critical patent/JP2921400B2/en
Publication of JPH0818238A publication Critical patent/JPH0818238A/en
Application granted granted Critical
Publication of JP2921400B2 publication Critical patent/JP2921400B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

PURPOSE:To reduce the number of times of copper plating and to form conductor patterns in high precision in a multi-layer printed wiring board used for various electronic equipment. CONSTITUTION:On an insulating substrate formed by a plurality of insulating plates 15a to 15c, in which a conductor pattern for inner layer 12a is formed, with a conductive paste 14 put in through holes 13a to 13c, a through hole 13d having a conductor layer 12d and a conductor pattern for outer layer 12b are formed. This enables the conductor pattern for the inner layer 12a and the conductor pattern for the outer layer 12b to be in the state of continuity by compressing and curing the conductive paste 14 in the through holes 13a to 13c.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、ビデオムービーカメラ
や移動体通信用電話機などの各種電子機器に用いられる
多層プリント配線板及びその製造方法に関するものであ
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer printed wiring board used in various electronic devices such as a video movie camera and a mobile communication telephone, and a method for manufacturing the same.

【0002】[0002]

【従来の技術】近年、パーソナルコンピュータ、ワード
プロセッサやビデオムービーカメラ、携帯電話機などの
普及に伴い、多層プリント配線板の需要はますます増加
する傾向にあるが、それら電子機器の小型軽量化・多機
能化などの理由により多層プリント配線板に対し、配線
収容性、表面実装密度を増大させるための非貫通のバイ
アホールによる電気的層間接続方法である、インタース
ティシャルバイアホール(以下、IVHと称す)の形成
が要求され始めている。
2. Description of the Related Art In recent years, with the spread of personal computers, word processors, video movie cameras, mobile phones, and the like, the demand for multilayer printed wiring boards has been increasing. Interstitial via hole (hereinafter referred to as IVH), which is an electrical interlayer connection method using non-penetrating via holes for increasing wiring accommodation and surface mounting density for multilayer printed wiring boards due to reasons such as Formation is beginning to be required.

【0003】以下に従来の多層プリント配線板の製造方
法について説明する。図3は従来のIVHを有する多層
プリント配線板の製造方法を示すものである。図3
(c)において、1は多層プリント配線板、1aおよび
1bは外層用プリント配線板、2aおよび2bはスルー
ホール、2cおよび2dは銅めっき層、3aおよび3b
は内層用導体パターン、3cは銅はく、4はプリプレ
グ、5aおよび5bは外層用導体パターン、6aおよび
6bはIVH、7aは部品穴である。
A conventional method for manufacturing a multilayer printed wiring board will be described below. FIG. 3 shows a conventional method for manufacturing a multilayer printed wiring board having IVH. FIG.
In (c), 1 is a multilayer printed wiring board, 1a and 1b are outer layer printed wiring boards, 2a and 2b are through holes, 2c and 2d are copper plating layers, 3a and 3b.
Is an inner layer conductor pattern, 3c is a copper foil, 4 is a prepreg, 5a and 5b are outer layer conductor patterns, 6a and 6b are IVHs, and 7a is a component hole.

【0004】以上のように構成された多層プリント配線
板の製造方法について、以下に説明する。
A method of manufacturing the multilayer printed wiring board having the above structure will be described below.

【0005】まず、ガラス布基材エポキシ樹脂積層板の
両面に銅はく3cをラミネートした両面銅張積層板にN
Cボール盤などを用いてスルーホール用の貫通穴を形成
した後、銅めっきにより両面を電気的に接続するスルー
ホール2aおよび2bや銅めっき層2cを形成する、こ
のスルーホール2aおよび2bや銅めっき層2cを形成
した外層用プリント配線板1aおよび1bの片側に、エ
ッチングなどの方法を用いて内層用導体パターン3aお
よび3bを形成し、図3(a)に示すように表面を酸化
処理したスルーホール2aおよび2bや内層用導体パタ
ーン3aおよび3bを有する外層用プリント配線板1a
および1bを得る。
First, a double-sided copper clad laminate in which copper foil 3c is laminated on both sides of a glass cloth base epoxy resin laminate is N
After forming through holes for through holes using a C drilling machine, etc., through holes 2a and 2b for electrically connecting both surfaces and a copper plating layer 2c are formed by copper plating. Through holes 2a and 2b and copper plating The inner layer conductor patterns 3a and 3b are formed on one side of the outer layer printed wiring boards 1a and 1b on which the layer 2c is formed by a method such as etching, and the surface is oxidized as shown in FIG. 3 (a). Outer layer printed wiring board 1a having holes 2a and 2b and inner layer conductor patterns 3a and 3b
And 1b are obtained.

【0006】この外層用プリント配線板1aおよび1b
との間に、ガラス布にエポキシ樹脂などを含浸させ半硬
化状態にしたプリプレグ4をはさんだ後、ステンレス板
の間に配置する。次に、熱プレス機(図示せず)の熱盤
間に配置した後、所定の圧力と温度に加圧・加温し、外
層用プリント配線板1aおよび1bとプリプレグ4とを
溶着・積層し、図3(b)に示すように内層に内層用導
体パターン3aおよび3bを有する多層銅張積層板を形
成する。
The outer layer printed wiring boards 1a and 1b
A glass cloth impregnated with an epoxy resin or the like is sandwiched between the prepreg 4 and the glass cloth, and the prepreg 4 is placed between the stainless steel plates. Next, after arranging between the hot plates of a heat press (not shown), pressurizing and heating to a predetermined pressure and temperature, the outer layer printed wiring boards 1a and 1b and the prepreg 4 are welded and laminated. As shown in FIG. 3B, a multilayer copper clad laminate having inner layer conductor patterns 3a and 3b on the inner layer is formed.

【0007】次に、部品穴7aや取付穴などとなる貫通
穴を形成した後、再び銅めっきを施し、部品穴7aや銅
めっき層2c表面に形成された銅めっき層2d表面にス
クリーン印刷法や写真現像法などを用いてエッチングレ
ジストを形成し、エッチングした後、エッチングレジス
トを剥離し、図3(c)に示すように外層用導体パター
ン5aおよび5bや、導体を形成したIVH6a,6
b、部品穴7aおよび取付穴のスルーホールが形成され
た多層プリント配線板1を得ている。
Next, after forming through holes to be the component holes 7a and mounting holes, etc., copper plating is performed again, and the screen printing method is performed on the surface of the copper plating layer 2d formed on the surfaces of the component holes 7a and the copper plating layer 2c. Or a photo-developing method is used to form an etching resist, and after etching, the etching resist is peeled off to form outer layer conductor patterns 5a and 5b and conductor-formed IVHs 6a, 6 as shown in FIG. 3 (c).
b, the multilayer printed wiring board 1 in which the through holes of the component hole 7a and the mounting hole are formed is obtained.

【0008】[0008]

【発明が解決しようとする課題】しかしながら上記の従
来の構成では、IVH6aおよび6bの形成のためのス
ルーホール2aおよび2bあるいは部品穴7aや取付穴
の銅めっき層2cおよび2dの形成のために、2回以上
のめっき処理が必要となるため、多層プリント配線板1
の製造工程が煩雑となり、多層プリント配線板の製造コ
ストを上昇させるという問題点を有している。
However, in the above-mentioned conventional structure, the through holes 2a and 2b for forming the IVHs 6a and 6b or the component holes 7a and the copper plating layers 2c and 2d for the mounting holes are formed. Multi-layer printed wiring board 1 because it requires plating more than once
Has a problem that the manufacturing process is complicated and the manufacturing cost of the multilayer printed wiring board is increased.

【0009】また、多層銅張積層板の成形時の加圧・加
温においてプリプレグ4から軟化溶融した樹脂が外層用
プリント配線板1aおよび1bのスルーホール2aおよ
び2bの部分から溶出し、積層後の多層銅張積層板の表
面に付着するため、付着した樹脂を除去するか、あるい
は、積層時の樹脂の付着を防止する手段を講じなければ
ならないという問題点を有している。
Further, the resin softened and melted from the prepreg 4 during pressurization and heating during molding of the multilayer copper-clad laminate is eluted from the through holes 2a and 2b of the outer layer printed wiring boards 1a and 1b, and after lamination. Since it adheres to the surface of the multi-layered copper clad laminate, there is a problem that it is necessary to remove the adhered resin or take measures to prevent the adhesion of the resin during lamination.

【0010】さらに、外層用導体パターン5aおよび5
bは、銅はく3cと外層用プリント配線板1aおよび1
bのスルーホール2aおよび2b形成用の銅めっき層2
cと、部品穴7aや取付穴のスルーホール形成用の銅め
っき層2dの3層構造となるため、高密度かつ高精度な
外層用導体パターン5aおよび5bの形成が困難である
という問題点を有している。
Further, outer layer conductive patterns 5a and 5
b is a copper foil 3c and printed wiring boards for outer layers 1a and 1
copper plating layer 2 for forming through holes 2a and 2b
c and the copper plating layer 2d for forming the through holes of the component hole 7a and the mounting hole have a three-layer structure, so that it is difficult to form the high-density and high-precision outer-layer conductor patterns 5a and 5b. Have

【0011】本発明は上記従来の問題点を解決するもの
で、IVHや部品穴のスルーホールの形成のための銅め
っき回数を低減させ、高密度かつ高精度な外層用導体パ
ターンを実現する多層プリント配線板及びその製造方法
を提供することを目的とする。
The present invention solves the above-mentioned conventional problems, and reduces the number of times of copper plating for forming IVH and through holes of component holes, and realizes a high-density and highly accurate outer conductor pattern. An object is to provide a printed wiring board and a method for manufacturing the same.

【0012】[0012]

【課題を解決するための手段】この目的を達成するため
に本発明の多層プリント配線板は、導電ペーストを充填
あるいは塗布した貫通穴を有するとともに表面に内層用
導体パターンを形成した複数の絶縁板と、これらの絶縁
板を積層させて形成した表裏面に貫通するように形成し
た貫通穴と、この貫通穴の表面に形成した導体層と、前
記表面または裏面に形成した外層用導体パターンとを有
するものである。
To achieve this object, a multilayer printed wiring board according to the present invention has a plurality of insulating plates having through holes filled or coated with a conductive paste and having a conductor pattern for an inner layer formed on the surface thereof. A through hole formed so as to penetrate the front and back surfaces formed by laminating these insulating plates, a conductor layer formed on the surface of the through hole, and an outer layer conductor pattern formed on the front surface or the back surface. I have.

【0013】[0013]

【作用】この構成によって、複数の絶縁板に形成された
内層用導体パターンと絶縁基板に形成された外層用導体
パターンとを絶縁板の貫通穴に充填された導電性ペース
トの圧縮および硬化により導通状態とすることができ
る。
With this configuration, the inner layer conductor pattern formed on the plurality of insulating plates and the outer layer conductor pattern formed on the insulating substrate are electrically connected by compression and curing of the conductive paste filled in the through holes of the insulating plate. It can be in a state.

【0014】[0014]

【実施例】以下、本発明の一実施例について、図面を参
照しながら説明する。
An embodiment of the present invention will be described below with reference to the drawings.

【0015】図1は本発明の実施例における多層プリン
ト配線板、図2は本発明の実施例における多層プリント
配線板の製造方法を示すものである。図1および図2に
おいて、11は多層プリント配線板、12aは内層用導
体パターン、12bは外層用導体パターン、12cは銅
はく、12dは導体層、13a〜13dは貫通穴、14
は導電性ペースト、15a〜15cは絶縁板、16は内
層用プリント配線板、17はフィルムである。
FIG. 1 shows a multilayer printed wiring board according to an embodiment of the present invention, and FIG. 2 shows a method for manufacturing a multilayer printed wiring board according to the embodiment of the present invention. 1 and 2, 11 is a multilayer printed wiring board, 12a is a conductor pattern for an inner layer, 12b is a conductor pattern for an outer layer, 12c is a copper foil, 12d is a conductor layer, 13a to 13d are through holes, 14
Is a conductive paste, 15a to 15c are insulating plates, 16 is a printed wiring board for inner layers, and 17 is a film.

【0016】以上のように構成された多層プリント配線
板の製造方法について、図1および図2を用いてその工
程を説明する。
The steps of the method for manufacturing the multilayer printed wiring board having the above structure will be described with reference to FIGS. 1 and 2.

【0017】まず、ガラス布にエポキシ系樹脂を含浸さ
せ、エポキシ系樹脂を半硬化状態に重合させた絶縁板1
5aおよび15cを構成するプリプレグの両面に図2
(a)に示すようにポリエステル系樹脂から構成される
フィルム17を真空ラミネートした後、NCボール盤と
ドリルあるいは炭酸ガスやエキシマなどのレーザー光線
などの手段により所定径の貫通穴13aおよび13cを
形成する。
First, an insulating plate 1 obtained by impregnating a glass cloth with an epoxy resin and polymerizing the epoxy resin in a semi-cured state 1
FIG. 2 on both sides of the prepreg that constitutes 5a and 15c.
After the film 17 made of polyester resin is vacuum laminated as shown in (a), through holes 13a and 13c having a predetermined diameter are formed by means of NC drilling machine and a drill or a laser beam such as carbon dioxide gas or excimer.

【0018】次に、スクリーン印刷法などの手段を用い
て絶縁板15a,15cおよびフィルム17に形成され
た貫通穴13aおよび13cに、粒状銅とエポキシ系樹
脂などから構成される導電性ペースト14を充填あるい
は塗布した後、図2(b)に示すようにフィルム17を
剥離・除去し、外層用の絶縁板15aおよび15cを形
成する。
Next, the conductive paste 14 composed of granular copper and epoxy resin is filled in the through holes 13a and 13c formed in the insulating plates 15a and 15c and the film 17 by means of a screen printing method or the like. After filling or applying, the film 17 is peeled and removed as shown in FIG. 2B to form the outer layer insulating plates 15a and 15c.

【0019】次に、絶縁板15bを構成するプリプレグ
の両面にフィルムを真空ラミネートした後、所定径の貫
通穴13bを形成し、この貫通穴13bに導電性ペース
ト14を充填あるいは塗布した後、フィルムを剥離・除
去し、内層用の絶縁板15bを形成する。
Next, after vacuum laminating the film on both surfaces of the prepreg which constitutes the insulating plate 15b, a through hole 13b having a predetermined diameter is formed, and the through hole 13b is filled or coated with a conductive paste 14, and then the film is formed. Are removed and removed to form the inner layer insulating plate 15b.

【0020】ついでこの内層用の絶縁板15bの両面に
厚さ35μmの銅はく12cを熱プレスなどの手段によ
り図2(c)に示すように積層し、積層された銅はく1
2cの表面にスクリーン印刷法や写真現像法などを用い
てエッチングレジストレジストを形成した後、塩化第2
銅などの溶液によりエッチングレジストを形成していな
い面の露出した銅はくをエッチング除去し、エッチング
レジストを剥離して、図2(d)に示すように内層用の
絶縁板15bに内層用導体パターン12aが形成された
内層用プリント配線板16を得る。
Then, a copper foil 12c having a thickness of 35 μm is laminated on both surfaces of the insulating plate 15b for the inner layer as shown in FIG. 2 (c) by means such as hot pressing, and the laminated copper foil 1 is formed.
After forming an etching resist resist on the surface of 2c by using a screen printing method or a photo developing method, a second chloride
The exposed copper foil on the surface where the etching resist is not formed is removed by etching with a solution of copper or the like, the etching resist is peeled off, and the inner layer conductor 15b is formed on the inner layer insulating plate 15b as shown in FIG. 2D. The inner layer printed wiring board 16 on which the pattern 12a is formed is obtained.

【0021】次に、厚さ18μmの銅はく12cと導電
性ペースト14が貫通穴13aに充填あるいは塗布され
た外層用の絶縁板15aと内層用プリント配線板16と
外層用の絶縁板15cと厚さ18μmの銅はく12cを
組み合わせた後、真空熱プレス機により圧力約2〜4×
104Pa、温度150〜180℃の条件にて加熱加圧
しながら外層用の絶縁板15aと内層プリント配線板1
6と外層用の絶縁板15cの加熱加圧による圧縮率が0
〜10%となるように積層し、図2(e)に示すように
銅張多層絶縁基板を形成する。
Next, a copper foil 12c having a thickness of 18 μm and an insulating plate 15a for the outer layer, in which the conductive paste 14 is filled or applied in the through holes 13a, a printed wiring board 16 for the inner layer, and an insulating plate 15c for the outer layer are formed. After combining the copper foil 12c having a thickness of 18 μm, the pressure is about 2 to 4 × by a vacuum heat press machine.
The insulating plate 15a for the outer layer and the printed wiring board 1 for the inner layer are heated and pressed under the conditions of 10 4 Pa and a temperature of 150 to 180 ° C.
6 and the insulating layer 15c for the outer layer have a compressibility of 0 due to heating and pressurization.
The layers are laminated so as to be 10% to form a copper clad multilayer insulating substrate as shown in FIG.

【0022】次に、積層された銅張多層絶縁基板の所定
位置にNCボール盤とドリルなどの手段により所定径の
貫通穴13dを形成した後、無電解や電解銅めっきによ
り貫通穴13dおよび銅はく12c表面に導体層12d
を図2(f)に示すように形成する。
Next, after forming a through hole 13d having a predetermined diameter by a means such as an NC drilling machine and a drill at a predetermined position of the laminated copper clad multilayer insulating substrate, the through hole 13d and the copper are removed by electroless or electrolytic copper plating. 12c Conductor layer 12d on the surface
Are formed as shown in FIG.

【0023】ついで銅張多層絶縁基板の導体層12d表
面にスクリーン印刷法や写真現像法などを用いてエッチ
ングレジストを形成した後、塩化第2銅などの溶液によ
りエッチングレジストレジストを形成していない面の露
出した導体層12dと銅はく12cをエッチング除去
し、エッチングレジストを剥離して、図2(g)および
図1に示すように絶縁基板に内層用導体パターン12a
と導電性ペースト14が充填あるいは塗布された貫通穴
13a,13bおよび13cによりスルーホールが形成
され、貫通穴13dに導体層12dと絶縁基板表面に外
層用導体パターン12bが形成された多層プリント配線
板11を得る。
Next, an etching resist is formed on the surface of the conductor layer 12d of the copper-clad multilayer insulating substrate by using a screen printing method, a photo developing method, or the like, and then the etching resist resist is not formed by a solution of cupric chloride or the like. The exposed conductor layer 12d and the copper foil 12c are removed by etching, the etching resist is peeled off, and the inner layer conductor pattern 12a is formed on the insulating substrate as shown in FIG. 2 (g) and FIG.
And a through hole 13a, 13b and 13c filled or coated with a conductive paste 14 to form a through hole, and a conductor layer 12d in the through hole 13d and an outer layer conductor pattern 12b formed on the surface of the insulating substrate. Get 11.

【0024】このように構成した本実施例の多層プリン
ト配線板と従来の多層プリント配線板を比較すると、I
VHと同様な構成の部品穴や外層用導体パターンの形成
が従来の2回より少ない1回の銅めっき処理で可能とな
り、エッチングによる外層用導体パターンの形成時間が
約2/3に短縮、外層用導体パターン幅の仕上がり状態
のばらつきを従来の0.07mmから0.05〜0.03
mmと小さくすることができた。
Comparing the multilayer printed wiring board of the present embodiment thus constructed with the conventional multilayer printed wiring board, I
It is possible to form component holes and outer layer conductor patterns with the same structure as VH with one copper plating treatment, which is less than the conventional two times, and the formation time of the outer layer conductor pattern by etching is reduced to about 2/3. The variation of the finished state of the conductor pattern width for use is 0.05 to 0.03 from the conventional 0.07 mm.
It could be as small as mm.

【0025】以上のように本実施例によれば、従来の方
法によるIVHやスルーホールの形成のための銅めっき
回数を低減させ、高精度な外層用導体パターンを形成す
ることができる。
As described above, according to the present embodiment, it is possible to reduce the number of times of copper plating for forming IVH and through holes by the conventional method, and to form a highly accurate outer layer conductor pattern.

【0026】なお、本実施例では、内層用の絶縁基板に
貫通穴を形成し導電性ペーストを充填あるいは塗布した
後、内層用導体パターンを形成したが、これとは逆に、
あらかじめ内層用導体パターンを形成した内層用の絶縁
基板にフィルムを接着し貫通孔を形成した後、貫通穴に
導電性ペーストを充填あるいは塗布する方法をとること
も可能で、工程の便宜によりいずれかを選択すればよ
い。
In this embodiment, the through hole is formed in the insulating substrate for the inner layer, the conductive paste is filled or applied, and then the conductor pattern for the inner layer is formed. However, conversely,
After forming a through hole by adhering a film to an insulating substrate for an inner layer on which a conductor pattern for an inner layer is formed in advance, it is possible to fill or apply a conductive paste into the through hole, whichever is convenient for the process. Should be selected.

【0027】また、本実施例では、内層用プリント配線
板を形成した後積層して多層プリント配線板を形成した
が、別の方法として、図2(c)に示す両面に銅はくを
形成した後、片面のみをエッチングしてパターンを形成
した後、これを外層用プリント配線板として、また図2
(b)に示すパターンが形成されていない絶縁板を内層
用の絶縁板として用いて積層した後、同様に多層プリン
ト配線板を形成してもよい。
In this embodiment, the inner layer printed wiring board is formed and then laminated to form the multilayer printed wiring board. Alternatively, copper foil is formed on both surfaces as shown in FIG. 2 (c). Then, only one side is etched to form a pattern, which is used as an outer layer printed wiring board.
A multilayer printed wiring board may be formed in the same manner after stacking using an insulating plate on which the pattern shown in (b) is not formed as an insulating plate for an inner layer.

【0028】また、実施例において導電性ペースト14
は、粒状銅とエポキシ系樹脂などから構成される銅ペー
ストとしたが、導電性ペースト14は金や銀あるいは錫
鉛などの金属粉を含むものでもよい。また、銅はく12
cは、厚さ35μmと18μmのものを用いたが銅はく
12cの厚さは、これらに限定されないことは言うまで
もない。
In the embodiment, the conductive paste 14 is also used.
Is a copper paste composed of granular copper and an epoxy resin, but the conductive paste 14 may contain a metal powder such as gold, silver or tin-lead. Also, copper foil 12
As for c, those having thicknesses of 35 μm and 18 μm were used, but it goes without saying that the thickness of the copper foil 12c is not limited to these.

【0029】[0029]

【発明の効果】以上のように本発明によれば、あらかじ
め選択的に貫通穴のみに導電性ペーストを充填あるいは
塗布して層間導通を得ることにより銅めっき回数を低減
させることができ、銅めっきを繰り返すことによって外
層用導体パターンの厚みが大きくなることを防ぐことが
できるので、高精度な外層用導体パターンを形成するこ
とができる優れた多層プリント配線板を実現できる。
As described above, according to the present invention, the number of times of copper plating can be reduced by selectively filling or coating only the through holes with the conductive paste in advance to obtain interlayer conduction. Since it is possible to prevent the thickness of the outer layer conductor pattern from increasing by repeating the above, it is possible to realize an excellent multilayer printed wiring board that can form a highly accurate outer layer conductor pattern.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施例における多層プリント配線板の
断面図
FIG. 1 is a sectional view of a multilayer printed wiring board according to an embodiment of the present invention.

【図2】(a)同多層プリント配線板の製造工程におけ
る断面図 (b)同多層プリント配線板の製造工程における断面図 (c)同多層プリント配線板の製造工程における断面図 (d)同多層プリント配線板の製造工程における断面図 (e)同多層プリント配線板の製造工程における断面図 (f)同多層プリント配線板の製造工程における断面図 (g)同多層プリント配線板の製造工程における断面図
FIG. 2 (a) is a sectional view in a manufacturing process of the same multilayer printed wiring board; (b) is a sectional view in a manufacturing process of the same multilayer printed wiring board; (c) is a sectional view in a manufacturing process of the same multilayer printed wiring board. Sectional view in the manufacturing process of the multilayer printed wiring board (e) Sectional view in the manufacturing step of the same multilayer printed wiring board (f) Sectional view in the manufacturing step of the same multilayer printed wiring board (g) In the manufacturing step of the same multilayer printed wiring board Cross section

【図3】(a)従来の多層プリント配線板の製造工程に
おける断面図 (b)同多層プリント配線板の製造工程における断面図 (c)同多層プリント配線板の製造工程における断面図
FIG. 3A is a cross-sectional view in a manufacturing process of a conventional multilayer printed wiring board, FIG. 3B is a cross-sectional view in a manufacturing process of the same multilayer printed wiring board, and FIG. 3C is a cross-sectional view in a manufacturing process of the same multilayer printed wiring board.

【符号の説明】[Explanation of symbols]

11 多層プリント配線板 12a 内層用導体パターン 12b 外層用導体パターン 12c 銅はく 12d 導体層 13a,13b,13c,13d 貫通穴 14 導電性ペースト 15a,15b,15c 絶縁板 16 内層用プリント配線板 17 フィルム 11 Multilayer Printed Wiring Board 12a Inner Layer Conductor Pattern 12b Outer Layer Conductor Pattern 12c Copper Foil 12d Conductor Layers 13a, 13b, 13c, 13d Through Hole 14 Conductive Paste 15a, 15b, 15c Insulation Board 16 Inner Layer Printed Wiring Board 17 Film

Claims (7)

【特許請求の範囲】[Claims] 【請求項1】 導電ペーストを充填あるいは塗布した貫
通穴を有するとともに表面に内層用導体パターンを形成
した複数の絶縁板と、これらの絶縁板を積層させて形成
した積層板の表裏面に貫通するように形成した貫通穴
と、この貫通穴の表面に形成した導体層と、前記積層板
の表面または裏面に形成した外層用導体パターンとを有
する多層プリント配線板。
1. A plurality of insulating plates each having a through hole filled or coated with a conductive paste and having a conductor pattern for an inner layer formed on the surface, and a plurality of insulating plates laminated to penetrate the front and back surfaces of the laminated plate. A multilayer printed wiring board having a through hole formed in this manner, a conductor layer formed on the surface of the through hole, and an outer layer conductor pattern formed on the front surface or the back surface of the laminate.
【請求項2】 絶縁板としてガラス布基材エポキシ樹脂
積層板を用いたことを特徴とする請求項1記載の多層プ
リント配線板。
2. The multilayer printed wiring board according to claim 1, wherein a glass cloth base epoxy resin laminated board is used as the insulating board.
【請求項3】 絶縁板としてガラス不織布基材エポキシ
樹脂積層板を用いたことを特徴とする請求項1記載の多
層プリント配線板。
3. The multilayer printed wiring board according to claim 1, wherein a glass nonwoven fabric-based epoxy resin laminated board is used as the insulating board.
【請求項4】 絶縁板として紙基材エポキシ樹脂積層板
を用いたことを特徴とする請求項1記載の多層プリント
配線板。
4. The multilayer printed wiring board according to claim 1, wherein a paper-based epoxy resin laminated board is used as the insulating board.
【請求項5】 絶縁板の両面にフィルムを接着した後貫
通穴を形成する工程と、この貫通穴に導電性ペーストを
充填あるいは塗布した後フィルムを剥離し外層用の絶縁
板を形成する工程と、前記外層用の絶縁板の両面に銅は
くを接着しエッチングにより内層用導体パターンを形成
し内層用プリント配線板を形成する工程と、銅はく、前
記外層用の絶縁板、前記内層用プリント配線板、前記外
層用の絶縁板、銅はくをこの順に上方へ、前記外層用の
絶縁板と前記内層用プリント配線板と前記外層用の絶縁
板の圧縮率が0〜10%となるように積層して銅張絶縁
基板を形成する工程と、この銅張絶縁基板に貫通穴を形
成した後前記銅張絶縁基板の前記貫通穴を含む表面に銅
めっきによる導体層を形成し、この導体層と前記銅張絶
縁基板表面の銅はくをエッチングすることにより外層用
導体パターンを形成する工程とを備えた多層プリント配
線板の製造方法。
5. A step of forming a through hole after adhering films to both surfaces of an insulating plate, and a step of filling or applying a conductive paste into the through hole and then peeling off the film to form an insulating plate for an outer layer. A step of adhering copper foil to both surfaces of the outer layer insulating plate and forming an inner layer conductor pattern by etching to form an inner layer printed wiring board; copper foil, the outer layer insulating plate, and the inner layer The printed wiring board, the insulating board for the outer layer, and the copper foil are arranged upward in this order, and the compressibility of the insulating board for the outer layer, the printed wiring board for the inner layer, and the insulating board for the outer layer is 0 to 10%. And a step of forming a copper-clad insulating substrate by stacking so as to form a through hole in the copper-clad insulating substrate, then forming a conductor layer by copper plating on the surface including the through-hole of the copper-clad insulating substrate, Copper foil on the conductor layer and the surface of the copper-clad insulating substrate And a step of forming a conductor pattern for outer layer by etching.
【請求項6】 絶縁板の両面にフィルムを接着した後貫
通穴を形成する工程と、この貫通穴に導電性ペーストを
充填または塗布した後フィルムを剥離し外層用の絶縁板
を形成する工程と、表面に内層用導体パターンを形成し
た絶縁板の両面にフィルムを接着した後、貫通穴を形成
する工程と、この貫通穴に導電性ペーストを充填あるい
は塗布した後、フィルムを剥離して内層用プリント配線
板を形成する工程と、前記外層用の絶縁板、前記内層用
プリント配線板、前記外層用の絶縁板、銅はくをこの順
に上方へ、前記外層用の絶縁板と前記内層用プリント配
線板と前記外層用の絶縁板の圧縮率が0〜10%となる
ように積層して銅張絶縁基板を形成する工程と、この銅
張絶縁基板に貫通穴を形成した後前記銅張絶縁基板の前
記貫通穴を含む表面に銅めっきによる導体層を形成し、
この導体層と前記銅張絶縁基板表面の銅はくをエッチン
グすることにより外層用導体パターンを形成する工程と
を備えた多層プリント配線板の製造方法。
6. A step of forming a through hole after adhering films to both surfaces of an insulating plate, and a step of filling or applying a conductive paste into the through hole and then peeling off the film to form an insulating plate for an outer layer. , A step of forming a through hole after adhering a film to both surfaces of an insulating plate having a conductor pattern for an inner layer formed on the surface, and filling or applying a conductive paste into the through hole, and then peeling off the film for the inner layer A step of forming a printed wiring board, and an insulating plate for the outer layer, a printed wiring board for the inner layer, an insulating plate for the outer layer, and a copper foil in this order upward, in order for the insulating plate for the outer layer and the print for the inner layer. Forming a copper clad insulating substrate by laminating the wiring board and the outer insulating plate so that the compressibility is 0 to 10%; and forming a through hole in the copper clad insulating substrate, and then forming the copper clad insulating board. Surface of the substrate including the through hole Forming a conductor layer by copper plating on
A method for manufacturing a multilayer printed wiring board, comprising: a step of forming a conductor pattern for an outer layer by etching the conductor layer and the copper foil on the surface of the copper-clad insulating substrate.
【請求項7】 絶縁板の両面にフィルムを接着した後貫
通穴を形成する工程と、この貫通穴に導電性ペーストを
充填または塗布した後フィルムを剥離し内層用の絶縁板
を形成する工程と、前記内層用の絶縁板の両面に銅はく
を接着しエッチングにより片面のみに導体パターンを形
成し外層用プリント配線板を形成する工程と、前記導体
パターンを上方に向けた外層用プリント配線板、前記内
層用の絶縁板、前記導体パターンを下方に向けた外層用
プリント配線板をこの順に上方へ、前記外層用プリント
配線板と前記内層用の絶縁板と前記外層用のプリント配
線板の圧縮率が0〜10%となるように積層して銅張絶
縁基板を形成する工程と、この銅張絶縁基板に貫通穴を
形成した後前記銅張絶縁基板の前記貫通穴を含む表面に
銅めっきによる導体層を形成し、この導体層と前記銅張
絶縁基板表面の銅はくをエッチングすることにより外層
用導体パターンを形成する工程とを備えた多層プリント
配線板の製造方法。
7. A step of forming a through hole after adhering films to both surfaces of the insulating plate, and a step of filling or applying a conductive paste into the through hole and then peeling off the film to form an insulating plate for an inner layer. A step of adhering copper foil to both surfaces of the inner layer insulating plate and forming a conductor pattern on only one surface by etching to form an outer layer printed wiring board; and an outer layer printed wiring board with the conductor pattern facing upward. , The inner layer insulating plate, and the outer layer printed wiring board with the conductor pattern facing downward in this order upward, and the outer layer printed wiring board, the inner layer insulating plate, and the outer layer printed wiring board compressed. Forming a copper clad insulating substrate by laminating so that the ratio is 0 to 10%, and forming a through hole in the copper clad insulating substrate, and then copper plating the surface including the through hole of the copper clad insulating substrate. By conductor A method for manufacturing a multilayer printed wiring board, comprising the steps of forming a layer, and forming a conductor pattern for an outer layer by etching the conductor layer and the copper foil on the surface of the copper-clad insulating substrate.
JP14330094A 1994-06-24 1994-06-24 Multilayer printed wiring board and method of manufacturing the same Expired - Lifetime JP2921400B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14330094A JP2921400B2 (en) 1994-06-24 1994-06-24 Multilayer printed wiring board and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14330094A JP2921400B2 (en) 1994-06-24 1994-06-24 Multilayer printed wiring board and method of manufacturing the same

Publications (2)

Publication Number Publication Date
JPH0818238A true JPH0818238A (en) 1996-01-19
JP2921400B2 JP2921400B2 (en) 1999-07-19

Family

ID=15335552

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14330094A Expired - Lifetime JP2921400B2 (en) 1994-06-24 1994-06-24 Multilayer printed wiring board and method of manufacturing the same

Country Status (1)

Country Link
JP (1) JP2921400B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09232759A (en) * 1996-02-28 1997-09-05 Hitachi Aic Inc Multilayered printed-wiring board and manufacture of multilayered printed-wiring board
WO2006118141A1 (en) * 2005-04-28 2006-11-09 Matsushita Electric Industrial Co., Ltd. Multilayer wiring board and method for producing same

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09232759A (en) * 1996-02-28 1997-09-05 Hitachi Aic Inc Multilayered printed-wiring board and manufacture of multilayered printed-wiring board
WO2006118141A1 (en) * 2005-04-28 2006-11-09 Matsushita Electric Industrial Co., Ltd. Multilayer wiring board and method for producing same
US8076589B2 (en) 2005-04-28 2011-12-13 Panasonic Corporation Multilayer wiring board and its manufacturing method

Also Published As

Publication number Publication date
JP2921400B2 (en) 1999-07-19

Similar Documents

Publication Publication Date Title
WO2001045478A1 (en) Multilayered printed wiring board and production method therefor
JPH1013028A (en) Single-sides circuit board for multilayered printed wiring board and multilayered printed wiring board and its manufacture
JPH10284841A (en) Manufacture of multilayer printed wiring board
KR20190124616A (en) Method of manufacturing the printed circuit board
JP3173249B2 (en) Multilayer printed wiring board and method of manufacturing the same
JP3705370B2 (en) Manufacturing method of multilayer printed wiring board
JPH11233946A (en) Substrate for forming high-density wiring, its manufacture, and manufacture of high-density wiring board
JP2921400B2 (en) Multilayer printed wiring board and method of manufacturing the same
JP2003298212A (en) Printed wiring board and manufacturing method thereof
JPH0621619A (en) Printed circuit board and method for formation thereof
JP2751902B2 (en) Method for manufacturing multilayer printed wiring board
JP2001237550A (en) Multilayered printed board and its manufacturing method
JPH05110254A (en) Manufacture of multilayer printed wiring board
JP3549063B2 (en) Manufacturing method of printed wiring board
JPH10117068A (en) Conductive sheet and manufacture of multilayered printed wiring board using the same
JPH07221460A (en) Manufacture of multilater printed wiring board
JPH05167250A (en) Method of manufacturing multilayer printed wiring board
KR20040065862A (en) Printed circuit board for using all layer interstitial via hole, and manufacturing method thereof
JP2001144445A (en) Method for producing multilayer printed wiring board
JP3097246B2 (en) Manufacturing method of multilayer printed wiring board
JP3235490B2 (en) Manufacturing method of multilayer printed wiring board
KR20040065861A (en) Printed circuit board for using all layer interstitial via hole, and manufacturing method thereof
JP2004039809A (en) Multilayered circuit board and method of manufacturing the same
JP2004165545A (en) Method of manufacturing printed wiring board
JP3840953B2 (en) Circuit board and manufacturing method thereof

Legal Events

Date Code Title Description
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080430

Year of fee payment: 9

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090430

Year of fee payment: 10

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 11

Free format text: PAYMENT UNTIL: 20100430

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 12

Free format text: PAYMENT UNTIL: 20110430

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120430

Year of fee payment: 13

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 13

Free format text: PAYMENT UNTIL: 20120430

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130430

Year of fee payment: 14

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130430

Year of fee payment: 14

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 15

Free format text: PAYMENT UNTIL: 20140430

EXPY Cancellation because of completion of term