JP2001144445A - Method for producing multilayer printed wiring board - Google Patents

Method for producing multilayer printed wiring board

Info

Publication number
JP2001144445A
JP2001144445A JP32783399A JP32783399A JP2001144445A JP 2001144445 A JP2001144445 A JP 2001144445A JP 32783399 A JP32783399 A JP 32783399A JP 32783399 A JP32783399 A JP 32783399A JP 2001144445 A JP2001144445 A JP 2001144445A
Authority
JP
Japan
Prior art keywords
conductive
wiring pattern
substrate
layer
cured
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP32783399A
Other languages
Japanese (ja)
Inventor
Mitsuhiro Watanabe
充広 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MULTI KK
Multi Inc
Original Assignee
MULTI KK
Multi Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MULTI KK, Multi Inc filed Critical MULTI KK
Priority to JP32783399A priority Critical patent/JP2001144445A/en
Publication of JP2001144445A publication Critical patent/JP2001144445A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To obtain a multilayer printed wiring board having high reliability and excellent dimensional stability in which interlayer integration can be carried out simultaneously with electrical connection through a simple method. SOLUTION: A conducted board made of an insulating hard plate provided, on the substantially smooth surface and backside thereof, with wiring patterns of conductive layer and having through holes filled with conductive paste, and a film provided, on one side thereof, with a wiring pattern of conductive or nonconductive layer and having through holes filled with conductive paste in a semi-cured insulating resin layer are integrated by press. Subsequently, the semi-cured resin and the conductive paste are cured and electrical interlayer connection is made between the conducted smooth board and the wiring pattern of each film.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、液晶表示装置、半
導体装置、その他の電気製品などに使用される電気回路
のプリント配線板の製造方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a printed wiring board of an electric circuit used for a liquid crystal display device, a semiconductor device, and other electric products.

【0002】[0002]

【従来の技術】プリント配線板は、従来、片面あるいは
両面銅張積層板を基板として用い、回路パターンの形成
→樹脂コーティング→穴あけ→めっきによるスルホール
の形成の工程を繰り返して多層構造のものが製造されて
いる。また、他の製造プロセスについても提案されてい
る。しかしながら、高密度化、さらなる多層化の要請に
伴い、従来法では、一層毎を繰り返し積層する必要があ
るため、工程が煩雑となり、歩留まりの低下やコストの
上昇を招いている。また、得られるプリント配線基板の
耐熱性、寸法安定性、各層間の接続安定性の点でも問題
が指摘されている。
2. Description of the Related Art Conventionally, a printed wiring board having a multilayer structure is manufactured by using a single-sided or double-sided copper-clad laminate as a substrate, and repeating a process of forming a circuit pattern, resin coating, drilling, and forming a through hole by plating. Have been. Other manufacturing processes have also been proposed. However, with the demand for higher density and further multi-layering, in the conventional method, since it is necessary to repeatedly stack each layer, the process becomes complicated, resulting in a decrease in yield and an increase in cost. Problems have also been pointed out in terms of heat resistance, dimensional stability, and connection stability between layers of the obtained printed wiring board.

【0003】[0003]

【発明が解決しようとする課題】本発明は、簡便な方法
で層間一体化と電気的接続が同時に行え、信頼性の高い
多層プリント配線板が得られる製造方法を提供するもの
である。
SUMMARY OF THE INVENTION An object of the present invention is to provide a method for manufacturing a highly reliable multi-layered printed wiring board, in which the integration of layers and the electrical connection can be performed simultaneously by a simple method.

【0004】[0004]

【課題を解決するための手段】本発明の多層プリント配
線板の製造方法は、絶縁性の硬質板からなり、表面およ
び裏面に導電層による配線パターンが形成され、該配線
パターンが基板中にその表面を露出するようにして埋設
され、表面および裏面が実施的に平滑な平滑基板を用意
し、平滑基板の表面配線パターンと裏面配線パターンを
連通せしめる貫通孔を平滑基板に穿設し、貫通孔内に導
電性ペーストを充填して導通化平滑基板とし、一方、片
面に導電層または導電層による配線パターンが形成さ
れ、半硬化状態の絶縁性樹脂層を有し、この樹脂層を貫
通する貫通孔内に導電性ペーストが充填された積層用フ
ィルムを用意し、導通化平滑基板の表面および裏面に少
なくとも1以上の積層用フィルムを、導通化平滑基板面
と積層用フィルムの半硬化状態の絶縁性樹脂層とを、互
いの配線パターンまたは配線パターンと導電層が対向す
るようにして重ね合わせ、ついで、プレスにより導通化
平滑基板の表面および裏面に積層用フィルムを一体化す
ると共に、積層用フィルムの半硬化樹脂の硬化、導電性
ペーストの硬化を行い、導通化平滑基板と各積層用フィ
ルムの配線パターンまたは導電層との電気的な層間接続
を行うことを特徴とする。積層用フィルムは、導通化平
滑基板の両面にそれぞれ1層または2層以上、何層でも
積層することができる。複数層積層する場合でも、1回
のプレスで導通化平滑基板と各積層用フィルムとの一体
化および電気的接続を得て多層プリント配線板を得るこ
とができる。
According to a method of manufacturing a multilayer printed wiring board of the present invention, a wiring pattern of a conductive layer is formed on an upper surface and a lower surface of an insulating hard plate, and the wiring pattern is formed on a substrate. A smooth substrate is prepared in which the front surface is buried so that the front surface and the back surface are practically smooth, and a through hole is formed in the smooth substrate to allow the front surface wiring pattern and the back surface wiring pattern of the smooth substrate to communicate with each other. The inside is filled with a conductive paste to form a conductive smooth substrate. On the other hand, a conductive layer or a wiring pattern of the conductive layer is formed on one surface, and a semi-cured insulating resin layer is provided. A laminating film filled with conductive paste in the holes is prepared, and at least one or more laminating films are provided on the front and back surfaces of the conductive smoothing substrate, and the conductive smoothing substrate surface and the laminating film are laminated. The insulating resin layer in the cured state is overlapped with the wiring pattern or the wiring pattern and the conductive layer so as to face each other, and then the lamination film is integrated with the front and back surfaces of the conductive smooth substrate by pressing. Curing the semi-cured resin of the film for lamination and the conductive paste, and electrically connecting the conductive smoothing substrate and the wiring pattern or conductive layer of each film for lamination. The laminating film can be formed by laminating one or more layers, or any number of layers, on both surfaces of the conductive smoothing substrate. Even in the case of laminating a plurality of layers, it is possible to obtain a multilayer printed wiring board by integrating and electrically connecting the conductive smoothing substrate and each laminating film by one press.

【0005】[0005]

【発明の実施の形態】本発明の製造方法では、平滑基板
と積層用フィルムとを積層一体化すると共に、平滑基板
と積層用フィルム間、および積層用フィルムを複数層積
層する場合には積層用フィルム間同士の電気的接続を取
る。図1は、本発明で用いられる平滑基板の実施例を示
す断面図である。平滑基板11は、平滑基板本体13の
表面に銅などの金属膜(導電層)による配線パターン3
1が形成されている。平滑基板本体13は、絶縁性の硬
質板からなり、硬質芯層15と、配線パターン31が埋
設された絶線性の硬化樹脂層17から形成されている
が、硬質芯層13と硬化樹脂層17とは一体物として形
成することもできる。
BEST MODE FOR CARRYING OUT THE INVENTION In the manufacturing method of the present invention, a smooth substrate and a film for lamination are laminated and integrated, and between the smooth substrate and the film for lamination, and when a plurality of films for lamination are laminated, the lamination Make electrical connections between the films. FIG. 1 is a sectional view showing an embodiment of a smooth substrate used in the present invention. The smooth substrate 11 has a wiring pattern 3 made of a metal film (conductive layer) such as copper on the surface of the smooth substrate body 13.
1 is formed. The smooth substrate body 13 is made of an insulating hard plate, and is formed of a hard core layer 15 and a hardened resin layer 17 having an embedded wiring pattern 31. Can be formed as an integral body.

【0006】硬質芯層13は、ガラス布にエポキシ樹
脂、アミド樹脂、フェノール樹脂、テフロン、BT樹脂
などを含浸、硬化させたものである。硬化樹脂層17
は、上記と同様にエポキシ樹脂等の熱硬化性樹脂などの
半硬化樹脂が加熱硬化されたものである。このように、
平滑基板11は、リジッドな硬質板からなるので、得ら
れる多層プリント配線板は寸法安定性に優れている。
The hard core layer 13 is formed by impregnating a glass cloth with an epoxy resin, an amide resin, a phenol resin, a Teflon, a BT resin and the like, and curing the glass cloth. Cured resin layer 17
Is obtained by heating and curing a semi-cured resin such as a thermosetting resin such as an epoxy resin in the same manner as described above. in this way,
Since the smooth substrate 11 is formed of a rigid hard plate, the obtained multilayer printed wiring board has excellent dimensional stability.

【0007】図2に平滑基板11の製造法の一例を示
す。硬質芯層15の両面に半硬化樹脂層17′を設け、
その上にレジスト法などの適宜の方法により配線パター
ン31を形成する。ついで、鏡板19,19により両面
から熱プレスすることにより、図1に示したように、表
面が平滑で、半硬化樹脂層17′が熱硬化して硬化樹脂
層17に変換されると共に、配線パターン31が硬化樹
脂層17に、その表面を露出して硬化樹脂層17に埋
設、固定され、図1に示した平滑基板11が得られる。
FIG. 2 shows an example of a method for manufacturing the smooth substrate 11. A semi-cured resin layer 17 'is provided on both sides of the hard core layer 15,
A wiring pattern 31 is formed thereon by an appropriate method such as a resist method. Then, by hot pressing from both sides with the end plates 19, 19, as shown in FIG. 1, the semi-cured resin layer 17 'is thermally cured to be converted into the cured resin layer 17 and the wiring is formed. The pattern 31 is buried and fixed in the cured resin layer 17 with its surface exposed to the cured resin layer 17, and the smooth substrate 11 shown in FIG. 1 is obtained.

【0008】次いで、図3に示すように、平滑基板11
に貫通孔25を穿設する。貫通孔25の穿設に際して
は、マスクパターンを使用する。図3では、貫通孔25
が設けられる部分に穴は穿つべきポリエチレンテレフタ
レートフィルム等の合成樹脂からなるマスクパターンフ
ィルム29がラミネートされる。
Next, as shown in FIG.
, A through hole 25 is formed. When drilling the through-hole 25, a mask pattern is used. In FIG.
A mask pattern film 29 made of a synthetic resin such as a polyethylene terephthalate film or the like to be formed with holes is laminated on the portion where the is provided.

【0009】マスクパターンフィルム29をラミネート
後に、マスクパターンフィルム29を介して、平滑基板
本体13の厚さ方向に貫通孔25が穿設される。次い
で、ロールコータなどにより、必要に応じて真空下に、
導電性ペースト27が貫通孔25に充填される。導電性
ペースト27は、銀、銅などの金属粉を含み、本発明プ
ロセスでは将来的に硬化し、硬化状態で導電性を示す。
貫通孔25の形成には、ドリル、レーザー光などが使用
される。
After laminating the mask pattern film 29, a through hole 25 is formed through the mask pattern film 29 in the thickness direction of the smooth substrate body 13. Next, by a roll coater or the like, if necessary, under vacuum,
The conductive paste 27 is filled in the through holes 25. The conductive paste 27 contains a metal powder such as silver or copper, and will harden in the future in the process of the present invention, and shows conductivity in a hardened state.
A drill, a laser beam, or the like is used to form the through holes 25.

【0010】次いでマスクパターンフィルム29を剥離
することにより、図4に示したように、貫通孔25を有
し、貫通孔25内に導電性ペースト27が充填された導
通化平滑基板21が得られる。マスクパターンフィルム
29の厚さ分だけ、導電性ペースト27が導電性平滑基
板21の表面から突出している。また、マスクパターン
フィルム29を用いることなく導電性ペースト27を貫
通孔25に充填することにより、図5に示したように、
平滑基板の表面から導電性ペースト27が突出していな
い導通化平滑基板21を製造することもできる。
Next, by peeling off the mask pattern film 29, as shown in FIG. 4, a conductive smooth substrate 21 having a through hole 25 and a conductive paste 27 filled in the through hole 25 is obtained. . The conductive paste 27 protrudes from the surface of the conductive smooth substrate 21 by the thickness of the mask pattern film 29. Also, by filling the conductive paste 27 into the through holes 25 without using the mask pattern film 29, as shown in FIG.
The conductive smooth substrate 21 in which the conductive paste 27 does not protrude from the surface of the smooth substrate can also be manufactured.

【0011】積層用フィルム41は、図6に示すよう
に、導電層43と半硬化性樹脂層45とからなる。一般
にRCC(Resin Coated Cupper)
と呼ばれる銅箔に半硬化性樹脂を塗布したものも使用で
き、また、銅箔に対して半硬化樹脂を貼着したものも使
用できる。導電性43は、銅箔等の金属層からなる。半
硬化性樹脂層45はプリキュア状態の樹脂層からなり、
一般にノンフロー樹脂、ローフロー樹脂と呼ばれてお
り、半硬化状態のエポキシ樹脂、フェノール樹脂、アミ
ド樹脂、BT樹脂、テフロン樹脂などが用いられる。
The laminating film 41 comprises a conductive layer 43 and a semi-curable resin layer 45, as shown in FIG. Generally, RCC (Resin Coated Cupper)
A material obtained by applying a semi-curable resin to a copper foil called a so-called copper foil or a material obtained by attaching a semi-curable resin to a copper foil can also be used. The conductive 43 is made of a metal layer such as a copper foil. The semi-curable resin layer 45 is made of a resin layer in a cured state,
It is generally called a non-flow resin or a low-flow resin, and a semi-cured epoxy resin, a phenol resin, an amide resin, a BT resin, a Teflon resin, or the like is used.

【0012】積層用フィルム41には、平滑基板の場合
と同様に、図7に示すように貫通孔47が穿設され、導
電性ペースト49が充填される。この場合も、導電性ペ
ースト49は、積層用フィルム41の表面から図7に示
すように突出していても、また、突出していなくともよ
い。
As shown in FIG. 7, a through-hole 47 is formed in the laminating film 41 and a conductive paste 49 is filled in the laminating film 41, as in the case of a smooth substrate. Also in this case, the conductive paste 49 may or may not protrude from the surface of the laminating film 41 as shown in FIG.

【0013】次いで、図8に示すように、導通化平面基
板21の両面に積層用フィルム41,41を対向させて
熱プレスする。その結果、図9に示した多層プリント配
線基板51が得られる。この際、熱プレスによる押圧と
同時に、半硬化樹脂層45が硬化して、導通化平滑基板
21と積層用フィルム41を一体化すると共に、導通化
平滑基板21および積層用フィルム41の貫通孔25,
47に充填された導電性ペースト27,49を硬化せし
め各配線パターン層を電気的に接続する。この際。導電
性ペーストが突出部を有すると、ペーストと配線バター
ン(回路)との接着の信頼性が増し、また、ペーストの
密度アップも実現できる。積層用フィルム41の導電層
43は予め配線パターンを形成しておいてもよく、ま
た、導通化平滑基板21と一体後に配線パターンを形成
してもよい。
Next, as shown in FIG. 8, the laminating films 41, 41 are opposed to both surfaces of the conductive flat substrate 21 and hot pressed. As a result, the multilayer printed wiring board 51 shown in FIG. 9 is obtained. At this time, simultaneously with the pressing by the hot press, the semi-cured resin layer 45 is cured to integrate the conductive smoothing substrate 21 and the laminating film 41, and the through holes 25 of the conductive smoothing substrate 21 and the laminating film 41. ,
The conductive pastes 27 and 49 filled in 47 are cured to electrically connect the respective wiring pattern layers. On this occasion. When the conductive paste has the protruding portion, the reliability of the adhesion between the paste and the wiring pattern (circuit) is increased, and the density of the paste can be increased. The conductive layer 43 of the laminating film 41 may be formed with a wiring pattern in advance, or may be formed after being integrated with the conductive smoothing substrate 21.

【0014】図9に示したように、多層プリント配線板
は、1,2,3,4の4層の配線パターン層が積層され
ている。図10にはより多層に積層された多層プリント
板をプレス前の状態で示している。導通化平面基板21
の表面および裏面に対して、各々3層の積層用フィルム
41を積層して熱プレスすることのより、1,2,3,
4,5,6,7,8の8層の配線パターン層を有し、各
層が電気的に接続された多層プリント配線板が得られ
る。なお、図10のおいては、導電性ペースト49は積
層用フィルム41の表面から突出していないが、図7の
場合と同様に突出させてもよい。
As shown in FIG. 9, the multilayer printed wiring board has four wiring pattern layers of 1, 2, 3, and 4. FIG. 10 shows a multi-layer printed circuit board laminated in a multi-layer state before pressing. Conductive planar substrate 21
By laminating three layers of laminating films 41 on each of the front and back surfaces and hot pressing them, 1, 2, 3,
A multilayer printed wiring board having eight wiring pattern layers of 4, 5, 6, 7, and 8 and electrically connecting each layer is obtained. In FIG. 10, the conductive paste 49 does not protrude from the surface of the laminating film 41, but may protrude similarly to the case of FIG. 7.

【0015】また、図10にしめしたように、貫通孔に
充填された導電性ペーストを直接的に電気的に接続する
こともできる(hole on hole)。平滑基板
11および積層用フィルム41のいずれかにおいても、
厚さ方向に貫通しない孔(IVH:Inter Via
Hole)を形成することもできる。
As shown in FIG. 10, the conductive paste filled in the through holes can be directly electrically connected (hole on hole). In any of the smooth substrate 11 and the laminating film 41,
Holes that do not penetrate in the thickness direction (IVH: Inter Via)
(Hole) can also be formed.

【0016】[0016]

【発明の効果】簡便な方法で層間一体化と電気的接続が
同時に行なえ、信頼性の高いプリント配線板が得られ
る。また、寸法安定性も良好である。
According to the present invention, interlayer integration and electrical connection can be simultaneously performed by a simple method, and a highly reliable printed wiring board can be obtained. Also, the dimensional stability is good.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の平滑基板の実施例を示す断面図であ
る。
FIG. 1 is a sectional view showing an embodiment of a smooth substrate according to the present invention.

【図2】本発明の平滑基板の製造法の実施例を示す説明
断面図である。
FIG. 2 is an explanatory sectional view showing an embodiment of a method for manufacturing a smooth substrate according to the present invention.

【図3】本発明の導通化平滑基板の製造法の実施例を示
す説明断面図である。
FIG. 3 is an explanatory cross-sectional view showing an embodiment of a method for manufacturing a conductive smooth substrate according to the present invention.

【図4】本発明の導通化平滑基板の実施例を示す断面図
である。
FIG. 4 is a cross-sectional view showing an embodiment of the conductive smoothing substrate of the present invention.

【図5】本発明の導通化平滑基板の実施例を示す断面図
である。
FIG. 5 is a cross-sectional view showing an embodiment of the conductive smoothing substrate of the present invention.

【図6】本発明の積層用フィルムの実施例を示す断面図
である。
FIG. 6 is a cross-sectional view showing an embodiment of the film for lamination of the present invention.

【図7】本発明の積層用フィルムの実施例を示す断面図
である。
FIG. 7 is a cross-sectional view showing an example of the laminating film of the present invention.

【図8】本発明の多層プリント配線板の製造法の実施例
を示す説明断面図である。
FIG. 8 is an explanatory sectional view showing an embodiment of the method for manufacturing a multilayer printed wiring board according to the present invention.

【図9】本発明の多層プリント配線板の実施例を示す説
明断面図である。
FIG. 9 is an explanatory sectional view showing an embodiment of the multilayer printed wiring board of the present invention.

【図10】本発明の多層プリント配線板の実施例を示す
説明断面図である。
FIG. 10 is an explanatory sectional view showing an embodiment of the multilayer printed wiring board of the present invention.

【符号の説明】[Explanation of symbols]

1,2,3,4,5,6,7,8 配線パターン層 11 平滑基板 13 平滑基板本体 15 硬質芯層 17 硬化樹脂層 19 鏡板 21 導通化平滑基板 25 貫通孔 27 導電性ペースト 29 マスクパターンフィルム 31 配線パターン 41 積層用フィルム 43 導電層 45 半硬化性樹脂層 47 貫通孔 49 導電性ペースト 51 多層プリント配線板 1, 2, 3, 4, 5, 6, 7, 8 Wiring pattern layer 11 Smooth substrate 13 Smooth substrate body 15 Hard core layer 17 Hardened resin layer 19 End plate 21 Conductive smoothing substrate 25 Through hole 27 Conductive paste 29 Mask pattern Film 31 wiring pattern 41 laminating film 43 conductive layer 45 semi-curable resin layer 47 through hole 49 conductive paste 51 multilayer printed wiring board

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 絶縁性の硬質板からなり、表面および裏
面に導電層による配線パターンが形成され、該配線パタ
ーンが基板中にその表面を露出するようにして埋設さ
れ、表面および裏面が実施的に平滑な平滑基板を用意
し、 平滑基板の表面配線パターンと裏面配線パターンを連通
せしめる貫通孔を平滑基板に穿設し、 貫通孔内に導電性ペーストを充填して導通化平滑基板と
し、 一方、片面に導電層または導電層による配線パターンが
形成され、半硬化状態の絶縁性樹脂層を有し、この樹脂
層を貫通する貫通孔内に導電性ペーストが充填された積
層用フィルムを用意し、 導通化平滑基板の表面および裏面に少なくとも1以上の
積層用フィルムを、導通化平滑基板面と積層用フィルム
の半硬化状態の絶縁性樹脂層とを、互いの配線パターン
または配線パターンと導電層が対向するようにして重ね
合わせ、 ついで、プレスにより導通化平滑基板の表面および裏面
に積層用フィルムを一体化すると共に、積層用フィルム
の半硬化樹脂の硬化、導電性ペーストの硬化を行い、導
通化平滑基板と各積層用フィルムの配線パターンまたは
導電層との電気的な層間接続を行うことを特徴とする多
層プリント配線板の製造方法。
1. A wiring pattern comprising a conductive layer is formed on a front surface and a back surface of an insulating hard plate, and the wiring pattern is buried in a substrate so as to expose the front surface. A smooth smooth substrate is prepared in advance, a through hole is formed in the smooth substrate to allow the front surface wiring pattern and the back surface wiring pattern of the smooth substrate to communicate with each other, and a conductive paste is filled in the through hole to form a conductive smooth substrate. A lamination film is prepared in which a conductive pattern is formed on one side, a conductive layer or a conductive layer is formed, a semi-cured insulating resin layer is provided, and a conductive paste is filled in a through hole penetrating the resin layer. At least one or more laminating films on the front and back surfaces of the conductive smoothing substrate, and the conductive smoothing substrate surface and the semi-cured insulating resin layer of the laminating film, the wiring pattern of each other. The wiring pattern and the conductive layer are overlapped so that they face each other. Then, the laminating film is integrated on the front and back surfaces of the conductive smooth substrate by pressing, and the semi-cured resin of the laminating film is cured, and the conductive paste is formed. A method for manufacturing a multilayer printed wiring board, comprising: performing curing and performing electrical interlayer connection between a conductive smoothing substrate and a wiring pattern or a conductive layer of each laminating film.
JP32783399A 1999-11-18 1999-11-18 Method for producing multilayer printed wiring board Pending JP2001144445A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP32783399A JP2001144445A (en) 1999-11-18 1999-11-18 Method for producing multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP32783399A JP2001144445A (en) 1999-11-18 1999-11-18 Method for producing multilayer printed wiring board

Publications (1)

Publication Number Publication Date
JP2001144445A true JP2001144445A (en) 2001-05-25

Family

ID=18203503

Family Applications (1)

Application Number Title Priority Date Filing Date
JP32783399A Pending JP2001144445A (en) 1999-11-18 1999-11-18 Method for producing multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JP2001144445A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100448685B1 (en) * 2002-06-28 2004-09-13 주식회사 코스모텍 method for manufacturing build-up multi-layer printed circuit board
US7737367B2 (en) 2005-01-26 2010-06-15 Panasonic Corporation Multilayer circuit board and manufacturing method thereof
JP2010245193A (en) * 2009-04-02 2010-10-28 Fujikura Ltd Manufacturing method of wiring board, and manufacturing method of multilayer printed board
WO2017038399A1 (en) * 2015-09-01 2017-03-09 株式会社デンソー Multilayer substrate and method for manufacturing same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100448685B1 (en) * 2002-06-28 2004-09-13 주식회사 코스모텍 method for manufacturing build-up multi-layer printed circuit board
US7737367B2 (en) 2005-01-26 2010-06-15 Panasonic Corporation Multilayer circuit board and manufacturing method thereof
TWI386140B (en) * 2005-01-26 2013-02-11 Panasonic Corp Flexible multilayer circuit board
JP2010245193A (en) * 2009-04-02 2010-10-28 Fujikura Ltd Manufacturing method of wiring board, and manufacturing method of multilayer printed board
WO2017038399A1 (en) * 2015-09-01 2017-03-09 株式会社デンソー Multilayer substrate and method for manufacturing same
JP2017050391A (en) * 2015-09-01 2017-03-09 株式会社デンソー Multilayer substrate and manufacturing method of the same

Similar Documents

Publication Publication Date Title
KR100962837B1 (en) Multilayer printed wiring board and process for producing the same
WO2007046459A1 (en) Multilayer printed wiring board and its manufacturing method
JPH05198946A (en) Manufacture of multilayer printed circuit board
KR20090068227A (en) Multilayer printed wiring board and method for manufacturing the same
US8076589B2 (en) Multilayer wiring board and its manufacturing method
JP4691763B2 (en) Method for manufacturing printed wiring board
JPH0494186A (en) Manufacture of multilayer circuit board
JP2002246536A (en) Method for manufacturing three-dimensional mounting package and package module for its manufacturing
WO2004017689A1 (en) Multilayer printed wiring board and production method therefor
JPH10200258A (en) Manufacture of mulitlayer printed wiring board
US6586687B2 (en) Printed wiring board with high density inner layer structure
JP3705370B2 (en) Manufacturing method of multilayer printed wiring board
JPH0794868A (en) Multilayered wiring board and its manufacture
JP2001144445A (en) Method for producing multilayer printed wiring board
JP2007335631A (en) Manufacturing method of laminated wiring board
JP3549063B2 (en) Manufacturing method of printed wiring board
JPH07221460A (en) Manufacture of multilater printed wiring board
JP2000133943A (en) Manufacture of multilayered board
JPH0210596B2 (en)
TWI407874B (en) Muti-layer printed circuit board and method for manufacturing the same
JPS63246897A (en) Manufacture of metal base double-layer interconnection board
JP3922350B2 (en) Multilayer printed wiring board and method for producing multilayer printed wiring board
JP2001257470A (en) Build-up multilayer printed wiring board and its manufacturing method
JP2004221192A (en) Multilayer substrate, base material therefor and its manufacturing method
JP2003060354A (en) Printed circuit board with built-in component and manufacturing method therefor