JPH0810821B2 - Overcurrent protection drive circuit for IGBT - Google Patents
Overcurrent protection drive circuit for IGBTInfo
- Publication number
- JPH0810821B2 JPH0810821B2 JP63111970A JP11197088A JPH0810821B2 JP H0810821 B2 JPH0810821 B2 JP H0810821B2 JP 63111970 A JP63111970 A JP 63111970A JP 11197088 A JP11197088 A JP 11197088A JP H0810821 B2 JPH0810821 B2 JP H0810821B2
- Authority
- JP
- Japan
- Prior art keywords
- igbt
- emitter
- gate
- transistor
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
- H03K17/082—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
- H03K17/0828—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in composite switches
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、スイッチング用半導体素子の一種であるIG
BT(Insulated Gate Bipolar Transistor)素子の過電
流保護機能を有する駆動回路に関する。DETAILED DESCRIPTION OF THE INVENTION [Industrial field of application] The present invention relates to an IG which is a kind of switching semiconductor element.
The present invention relates to a drive circuit having an overcurrent protection function for an BT (Insulated Gate Bipolar Transistor) element.
IGBT素子はバイパーラトランジスタの有する高耐圧、
大容量化が容易であるという長所と、パワーMOSFETの有
する高速なスイッチングが可能で、ドライブも容易であ
るという長所とあわせもった新しいデバイスとして注目
されている。The IGBT element has the high breakdown voltage of the bipolar transistor,
This device is attracting attention as a new device because it has the advantages that it is easy to increase the capacity and that the power MOSFET can perform high-speed switching and is easy to drive.
第2図にNチャネルIGBTの等価回路を示す。 Figure 2 shows the equivalent circuit of an N-channel IGBT.
NチャネルMOSFET1、NPNトランジスタ2、PNPトラン
ジスタ3、及びトランジス2のベース・エミッタ間短絡
用抵抗4からなり、MOSFET1のドレーン・ソース間とト
ランジスタ2のエミッタ・コレクタ間を並列接続し、ト
ランジスタ2,3はサイリスタ回路を形成するものとして
表すことができる。It consists of N-channel MOSFET 1, NPN transistor 2, PNP transistor 3, and base-emitter short-circuit resistor 4 of transistor 2, and the drain-source of MOSFET 1 and the emitter-collector of transistor 2 are connected in parallel to form transistors 2, 3 Can be represented as forming a thyristor circuit.
前記NチャネルのIGBTをオンさせる時は、ゲート・エ
ミッタ間(G・E間)に順バイアス電圧をかける。その
結果、MOSFET1にチャネルが形成され、該MOSFET1が導通
状態になり、PNPトランジスタ3のエミッタ・ベース間
が順バイアスされることにより導通が開始する。When the N-channel IGBT is turned on, a forward bias voltage is applied between the gate and the emitter (between G and E). As a result, a channel is formed in the MOSFET 1, the MOSFET 1 becomes conductive, and the emitter and base of the PNP transistor 3 are forward-biased to start conduction.
逆に、本素子をOFFさせる時はゲート・エミッタ間に
逆バイアス電圧をかける。この結果、MOSFET1はオフに
なり、PNPトランジスタ3のベース電流が流れなくな
り、該トランジスタがオフし、その結果IGBTがオフす
る。Conversely, when turning off this device, apply a reverse bias voltage between the gate and emitter. As a result, the MOSFET 1 is turned off, the base current of the PNP transistor 3 stops flowing, the transistor is turned off, and as a result, the IGBT is turned off.
ところで、本素子は前記のようにトランジスタ2,3に
よる寄生サイリスタを有する。そのためコレクタ電流が
所定値以上になるとラッチアップ現象(寄生サイリスタ
がターンオンしてしまう現象)を生じ、電流が遮断でき
なくなってしまう場合がある。By the way, this element has the parasitic thyristor formed by the transistors 2 and 3 as described above. Therefore, when the collector current exceeds a predetermined value, a latch-up phenomenon (a phenomenon in which the parasitic thyristor turns on) occurs, and the current may not be cut off.
このラッチアップ現象はIGBTの素子破壊に連結するの
で、これを生じないようにすることが必要となる。IGBT
の過電流保護を行う場合は、電流レベルをラッチアップ
電流以下に抑えなければならない。また、熱破壊に至る
前にコレクタ電流を遮断することが必要である。Since this latch-up phenomenon is linked to the breakdown of the IGBT element, it is necessary to prevent this. IGBT
In case of overcurrent protection, the current level must be kept below the latch-up current. In addition, it is necessary to cut off the collector current before thermal destruction.
第2図において、IGBTにオフゲート信号を与えるとま
ずNチャネルMOSFET1がターンオフする。過負荷時には
コレクタ電流が急には減少できないためにPNPトランジ
スタ3の電流が増加する。このためターンオフ時はター
ンオン状態より小さなコレクタ電流でラッチアップする
ことになる。また、ターンオフ時にコレクタ・エミッタ
間に印加されるdv/dtによる接合容量の充電電流もラッ
チアップ電流を低下させる。このため過電流時のターン
オフはゆるやかに行われなければならない。In FIG. 2, when an off-gate signal is given to the IGBT, the N-channel MOSFET 1 is turned off first. At the time of overload, the collector current cannot suddenly decrease, so that the current of the PNP transistor 3 increases. Therefore, during turn-off, the collector current is latched up with a smaller collector current than in the turn-on state. Further, the charging current of the junction capacitance due to dv / dt applied between the collector and the emitter at the time of turn-off also reduces the latch-up current. For this reason, turn-off during overcurrent must be performed gently.
このようなIGBTの駆動回路で、過電流保護の機能を持
たせた従来例を第3図に示す。FIG. 3 shows a conventional example in which such an IGBT drive circuit has a function of overcurrent protection.
直列接続した順バイアス電源5aと逆バイアス電源5bと
の接続中点がIGBT11のエミッタに接続され、これら電源
5a,5bにスイッチ10a,10bが直列接続され、該スイッチ10
a,10bの接続点中は抵抗9aを介してIGBT11のゲートに接
続される。The middle point of the forward bias power supply 5a and the reverse bias power supply 5b connected in series is connected to the emitter of the IGBT11.
Switches 10a and 10b are connected in series to the switches 5a and 5b.
The connection point of a and 10b is connected to the gate of the IGBT 11 via the resistor 9a.
NPNトランジスタ8のコレクタが抵抗9cを介して抵抗9
aとIGBT11のゲートとの接続中点に、エミッタが逆バイ
アス電源5bの負極とスイッチ10bとの接続中点に接続さ
れ、該トランジスタ8のベースはツェナーダイオード7
及び抵抗9bを介してスイッチ10a,10bの接続中点と抵抗9
aに接続され、抵抗9bとツェナーダイオード7との接続
中点はダイオード6を介してIGBT11のコレクタに接続さ
れる。The collector of the NPN transistor 8 is connected to the resistor 9c via the resistor 9c.
The emitter is connected to the midpoint of the connection between a and the gate of the IGBT 11, the emitter is connected to the midpoint of the negative electrode of the reverse bias power source 5b and the switch 10b, and the base of the transistor 8 is the Zener diode 7
And the resistor 9b to connect the switch 10a and 10b to the middle point and the resistor 9b.
The middle point of the connection between the resistor 9b and the Zener diode 7 is connected to a and is connected to the collector of the IGBT 11 via the diode 6.
通常時の動作としては、順バイアス時はスイッチ10a
をONし、スイッチ10bをOFFする。よって順バイアス電源
5aの電圧がスイッチ10a、抵抗9aを介してIGBT11のゲー
ト・エミッタ間に順バイアス電圧として印加される。一
方、逆バイアス時はスイッチ10aをOFFし、スイッチ10b
をONする。よって逆バイアス電源5bの電圧が抵抗9a、ス
イッチ10bを介してIGBT11のゲート・エミッタ間に逆バ
イアス電圧として印加される。In normal operation, the switch 10a
Is turned on and the switch 10b is turned off. Therefore forward bias power supply
The voltage of 5a is applied as a forward bias voltage between the gate and emitter of the IGBT 11 via the switch 10a and the resistor 9a. On the other hand, when reverse biasing, switch 10a is turned off and switch 10b
Turn on. Therefore, the voltage of the reverse bias power source 5b is applied as a reverse bias voltage between the gate and the emitter of the IGBT 11 via the resistor 9a and the switch 10b.
一方、過電流時の動作は、次のようになる。 On the other hand, the operation at the time of overcurrent is as follows.
順バイアス時にIGBT11のコレクタ・エミッタ間電圧
が、ツェナーダイオード7のツェナー電圧とNPNトラン
ジスタ8のベース・エミッタ間ダイオードの順バイアス
電圧降下分の和から逆バイアス電源5bの電圧をひいた電
圧を越えると、NPNトランジスタ8のベース・エミッタ
間には電源5aの電圧が、スイッチ10a、抵抗9b、ツェナ
ーダイオード7を介して印加され、その結果ベース・エ
ミッタ間は順バイアスされ、該トランジスタ8は導通す
る。このため、IGBT11のゲート・エミッタ間には逆バイ
アス電源5bの電圧が該トランジスタ8及び抵抗9cを介し
て逆バイアス電圧として印加される。そのため、IGBT11
のコレクタ電流は遮断される。When the collector-emitter voltage of the IGBT 11 during forward bias exceeds the voltage obtained by subtracting the voltage of the reverse bias power source 5b from the sum of the forward bias voltage drop of the Zener voltage of the Zener diode 7 and the base-emitter diode of the NPN transistor 8. , The voltage of the power supply 5a is applied between the base and the emitter of the NPN transistor 8 via the switch 10a, the resistor 9b and the Zener diode 7. As a result, the base and the emitter are forward-biased, and the transistor 8 becomes conductive. Therefore, the voltage of the reverse bias power supply 5b is applied between the gate and the emitter of the IGBT 11 as a reverse bias voltage via the transistor 8 and the resistor 9c. Therefore, IGBT11
Collector current is shut off.
しかし前記第3図に示すような従来の駆動回路では、
過電流遮断時にゲート・エミッタ間に逆バイアス電圧を
印加することになりターンオフが速くなり、ターンオフ
時のラッチアップによる素子破壊のおそれがある。However, in the conventional drive circuit as shown in FIG.
Since a reverse bias voltage is applied between the gate and the emitter when overcurrent is cut off, turn-off becomes faster, and there is a risk of device breakdown due to latch-up at turn-off.
本発明の目的は前記従来例の不都合を解消し、ターン
オフ時のラッチアップによる素子破壊を防ぐことができ
るIGBTの過電流保護駆動回路を提供することにある。An object of the present invention is to provide an overcurrent protection drive circuit for an IGBT, which eliminates the disadvantages of the conventional example and can prevent element destruction due to latch-up at turn-off.
本発明は前記目的を達成するため、IGBTの通常のター
ンオフ時にはゲート・エミッタ間に逆電圧を印加する駆
動回路において、抵抗とトランジスタとダイオードから
なる直列回路をIGBTのゲート・エミッタ間に接続すると
ともに、トランジスタのベースをツェナーダイオードを
介してIGBTのコレクタに接続し、コレクタ・エミッタ間
の導通時に、IGBTのコレクタ・エミッタ間電圧が所定の
電圧を越えた場合には、前記トランジスタがオンし、IG
BTのゲート・エミッタ間を短絡させてIGBTのゲート・エ
ミッタ間の電荷を放電させ、前記IGBTのゲート・エミッ
タ間に逆電圧を印加することなくIGBTをターンオフさせ
ることを要旨とするものである。In order to achieve the above-mentioned object, in the drive circuit for applying a reverse voltage between the gate and the emitter at the normal turn-off of the IGBT, a series circuit including a resistor, a transistor and a diode is connected between the gate and the emitter of the IGBT. , The base of the transistor is connected to the collector of the IGBT via a Zener diode, and when the collector-emitter voltage of the IGBT exceeds a predetermined voltage during conduction between the collector and emitter, the transistor turns on and the IG
The gist is to short-circuit the gate-emitter of the BT to discharge the charge between the gate and the emitter of the IGBT, and turn off the IGBT without applying a reverse voltage between the gate and the emitter of the IGBT.
本発明によれば、抵抗とトランジスタとダイオードか
らなる直列回路をIGBTのゲート・エミッタ間に接続した
ことにより、IGBTの過電流保護時には前記トランジスタ
がオンして、ゲート・エミッタ間を短絡させ、前記抵抗
を介してゲート・エミッタ間の接合容量の蓄積電荷が穏
やかに放電される。According to the present invention, by connecting a series circuit including a resistor, a transistor and a diode between the gate and emitter of the IGBT, the transistor is turned on at the time of overcurrent protection of the IGBT to short-circuit the gate and the emitter, and The accumulated charge of the junction capacitance between the gate and the emitter is gently discharged through the resistor.
この放電は、ゲート・エミッタ間に逆バイアスを印加
する場合に比べて穏やかであるので、コレクタ電流の過
電流時の遮断を穏やかに行い、遮断時のラッチアップを
防ぐことができる。This discharge is gentler than in the case where a reverse bias is applied between the gate and the emitter, so that the collector current can be shut off gently when it is overcurrent, and latchup at the time of interruption can be prevented.
〔実施例〕 以下、図面について本発明の実施例を詳細に説明す
る。Embodiments Embodiments of the present invention will be described in detail below with reference to the drawings.
第1図は本発明のIGBTの過電流保護駆動回路の1実施
例を示す回路図で、前記従来例を示す第3図と同一構成
要素には同一参照符号を付したものである。FIG. 1 is a circuit diagram showing an embodiment of an IGBT overcurrent protection drive circuit of the present invention, in which the same components as those in FIG. 3 showing the conventional example are designated by the same reference numerals.
すなわち、直列接続した順バイアス電源5aと逆バイア
ス電源5bとの接続中点がIGBT11のエミッタに接続され、
これら電源5a,5bにスイッチ10a,10bが直列接続され、該
スイッチ10a,10bの接続中点は抵抗9aを介してIGBT11の
ゲートに接続される。また、NPNトランジスタ8のコレ
クタが抵抗9cを介して前記抵抗9aとIGBT11のゲートとの
接続中点に、エミッタがダイオード6bを介して順バイア
ス電源5aと逆バイアス電源5bとの接続中点に接続され、
該トランジスタ8のベースはツェナーダイオード7及び
抵抗9bを介してスイッチ10a,10bの接続中点に接続さ
れ、抵抗9bとツェナーダイオード7との接続中点はダイ
オード6aを介してIGBT11のコレクタに接続される。That is, the midpoint of connection between the forward bias power supply 5a and the reverse bias power supply 5b connected in series is connected to the emitter of the IGBT 11,
Switches 10a and 10b are connected in series to the power supplies 5a and 5b, and the connection midpoint of the switches 10a and 10b is connected to the gate of the IGBT 11 via a resistor 9a. Further, the collector of the NPN transistor 8 is connected to the middle point of connection between the resistor 9a and the gate of the IGBT 11 via the resistor 9c, and the emitter is connected to the middle point of connection between the forward bias power source 5a and the reverse bias power source 5b via the diode 6b. Is
The base of the transistor 8 is connected to the connection midpoint of the switches 10a and 10b via the Zener diode 7 and the resistor 9b, and the connection midpoint of the resistor 9b and the Zener diode 7 is connected to the collector of the IGBT 11 via the diode 6a. It
本発明は第1図に示すような駆動回路で、トランジス
タ8のエミッタをダイオード6bを介して逆バイアス電源
5bの正極に接続し、該トランジスタ8の導通時にIGBT11
のゲートとエミッタとを抵抗9cを介して接続する回路を
形成した。The present invention is a drive circuit as shown in FIG. 1, in which the emitter of the transistor 8 is connected to the reverse bias power source via the diode 6b.
5b is connected to the positive electrode and the IGBT 11 is turned on when the transistor 8 is turned on.
A circuit was formed in which the gate and the emitter were connected via a resistor 9c.
次に、動作について説明する。 Next, the operation will be described.
順バイアス時はスイッチ10aをONし、スイッチ10bをOF
Fする。よって順バイアス電源5aの電圧がスイッチ10a、
抵抗9aを介してIGBT11のゲート・エミッタ間に順バイア
ス電圧として印加される。During forward bias, switch 10a is turned on and switch 10b is OF
F Therefore, the voltage of the forward bias power supply 5a is the switch 10a,
A forward bias voltage is applied between the gate and emitter of the IGBT 11 via the resistor 9a.
一方、逆バイアス時はスイッチ10aをOFFし、スイッチ
10bをONする。よって逆バイアス電源5bの電圧が抵抗9
a、スイッチ10bを介してIGBT11のゲート・エミッタ間に
逆バイアス電圧として印加される。On the other hand, when reverse biasing, switch 10a is turned off.
Turn on 10b. Therefore, the voltage of the reverse bias power supply 5b is
It is applied as a reverse bias voltage between the gate and emitter of the IGBT 11 via a and the switch 10b.
ところで、順バイアス時にIGBT11のコレクタ・エミッ
タ間電圧が、ツェナーダイオード7のツェナー電圧とNP
Nトランジスタ8のベース・エミッタ間ダイオードの順
バイアス電圧降下分の和から逆バイアス電源5bの電圧を
ひいた電圧を越えると、NPNトランジスタ8のベース・
エミッタ間には電源5aの電圧が、スイッチ10a、抵抗9
b、ツェナーダイオード7を介して印加されそのためベ
ース・エミッタ間は順バイアスされ、該トランジスタ8
は導通する。By the way, when the forward bias is applied, the collector-emitter voltage of the IGBT 11 is equal to the Zener voltage of the Zener diode 7 and NP.
If the voltage obtained by subtracting the voltage of the reverse bias power source 5b from the sum of the forward bias voltage drop of the base-emitter diode of the N transistor 8 exceeds the voltage of the NPN transistor 8,
The voltage of the power supply 5a is applied between the emitter, the switch 10a and the resistor 9
b, applied through the Zener diode 7 and therefore forward biased between the base and emitter,
Conducts.
このとき、IGBT11のゲート・エミッタ間は抵抗9c、ト
ランジスタ8、及びダイオード6bにより短絡される。こ
のダイオード6bはトランジスタ8に対して逆耐圧を持た
せるものである。すなわち、通常のターンオフ時はスイ
ッチ10bがオンとなるため、トランジスタ8のコレクタ
・エミッタ間に対して電源5bの電圧が逆向きに加わる。
一般にトランジスタは逆耐圧が弱い。そこでダイオード
6bのカソード・アノード間に電源5bの電圧をもたせるこ
とにより、トランジスタ8を保護するものである。At this time, the gate and emitter of the IGBT 11 are short-circuited by the resistor 9c, the transistor 8 and the diode 6b. The diode 6b provides the transistor 8 with a reverse breakdown voltage. That is, since the switch 10b is turned on during normal turn-off, the voltage of the power supply 5b is applied in the opposite direction between the collector and the emitter of the transistor 8.
Generally, a transistor has a weak reverse breakdown voltage. So the diode
The transistor 8 is protected by applying the voltage of the power supply 5b between the cathode and the anode of 6b.
このように、ゲート・エミッタ間が短絡されるため、
IGBT11のゲート・エミッタ間の電荷は逆電圧を印加した
場合に比較してゆるやかに放電され、その結果コレクタ
電流のターンオフはゆっくりと行われ、電流遮断時のラ
ッチアップを起こすことなく過電流保護を行うことがで
きる。In this way, the gate and emitter are short-circuited,
The charge between the gate and emitter of the IGBT11 is discharged more slowly than when a reverse voltage is applied.As a result, the collector current is turned off slowly and overcurrent protection is achieved without latchup at the time of current interruption. It can be carried out.
以上述べたように本発明のIGBTの過電流保護駆動回路
は、電流遮断時のラッチアップを起こすことなく過電流
保護を行うことができるので、IGBTがより広範囲な用途
に適用できるようになるものである。As described above, the IGBT overcurrent protection drive circuit of the present invention can perform overcurrent protection without causing latch-up at the time of current interruption, so that the IGBT can be applied to a wider range of applications. Is.
第1図は本発明のIGBTの過電流保護駆動回路の1実施例
を示す回路図、第2図はIGBTの等価回路図、第3図は従
来の過電流保護駆動回路を示す回路図である。 1……NチャネルFET、2……NPNトランジスタ 3……PNPトランジスタ、4……抵抗 5a……順バイアス電源、5b……逆バイアス電源 6,6a,6b……ダイオード、7……ツェナーダイオード 8……NPNトランジスタ、9a,9b,9c……抵抗 10a,10b……スイッチ、11……IGBTFIG. 1 is a circuit diagram showing an embodiment of an IGBT overcurrent protection drive circuit of the present invention, FIG. 2 is an equivalent circuit diagram of an IGBT, and FIG. 3 is a circuit diagram showing a conventional overcurrent protection drive circuit. . 1 ... N-channel FET, 2 ... NPN transistor 3 ... PNP transistor, 4 ... Resistor 5a ... Forward bias power supply, 5b ... Reverse bias power supply 6, 6a, 6b ... Diode, 7 ... Zener diode 8 ...... NPN transistor, 9a, 9b, 9c …… Resistor 10a, 10b …… Switch, 11 …… IGBT
Claims (1)
ミッタ間に逆電圧を印加する駆動回路において、 抵抗とトランジスタとダイオードからなる直列回路をIG
BTのゲート・エミッタ間に接続するとともに、トランジ
スタのベースをツェナーダイオードを介してIGBTのコレ
クタに接続し、 コレクタ・エミッタ間の導通時に、IGBTのコレクタ・エ
ミッタ間電圧が所定の電圧を越えた場合には、前記トラ
ンジスタがオンし、IGBTのゲート・エミッタ間を短絡さ
せてIGBTのゲート・エミッタ間の電荷を放電させ、前記
IGBTのゲート・エミッタ間に逆電圧を印加することなく
IGBTをターンオフさせることを特徴とするIGBTの過電流
保護回路。1. In a drive circuit for applying a reverse voltage between a gate and an emitter at a normal turn-off time of an IGBT, a series circuit including a resistor, a transistor and a diode is connected to the IG.
When the IGBT's collector-emitter voltage exceeds the specified voltage when the transistor's base is connected to the IGBT's collector via a Zener diode while connecting between the BT's gate and emitter. The transistor is turned on, the gate and emitter of the IGBT are short-circuited, and the charge between the gate and emitter of the IGBT is discharged.
Without applying a reverse voltage between the gate and emitter of the IGBT
An IGBT overcurrent protection circuit characterized by turning off the IGBT.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63111970A JPH0810821B2 (en) | 1988-05-09 | 1988-05-09 | Overcurrent protection drive circuit for IGBT |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63111970A JPH0810821B2 (en) | 1988-05-09 | 1988-05-09 | Overcurrent protection drive circuit for IGBT |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH01282921A JPH01282921A (en) | 1989-11-14 |
JPH0810821B2 true JPH0810821B2 (en) | 1996-01-31 |
Family
ID=14574702
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63111970A Expired - Lifetime JPH0810821B2 (en) | 1988-05-09 | 1988-05-09 | Overcurrent protection drive circuit for IGBT |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0810821B2 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0348517A (en) * | 1989-04-13 | 1991-03-01 | Mitsubishi Electric Corp | Driving circuit for igbt element |
KR0171713B1 (en) * | 1995-12-12 | 1999-05-01 | 이형도 | Overcurrent protection circuit of a power semiconductor transistor |
JP2009048405A (en) * | 2007-08-20 | 2009-03-05 | Funai Electric Co Ltd | Communication equipment |
CN101777756B (en) * | 2009-12-25 | 2013-06-05 | 天津诺尔哈顿电器制造有限公司 | Over-current protection circuit for insulated gate bipolar transistor |
CN103500989A (en) * | 2013-10-11 | 2014-01-08 | 济南诺顿科技有限公司 | Protection circuit of IGBT (Insulated Gate Bipolar Transistor) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6395724A (en) * | 1986-10-13 | 1988-04-26 | Fuji Electric Co Ltd | Driving circuit for igbt gate |
-
1988
- 1988-05-09 JP JP63111970A patent/JPH0810821B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH01282921A (en) | 1989-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4366522A (en) | Self-snubbing bipolar/field effect (biofet) switching circuits and method | |
JP2837054B2 (en) | Insulated gate semiconductor device | |
US4949213A (en) | Drive circuit for use with voltage-drive semiconductor device | |
US4500801A (en) | Self-powered nonregenerative fast gate turn-off FET | |
US4604535A (en) | FET-bipolar switching device and circuit | |
US7102864B2 (en) | Latch-up-free ESD protection circuit using SCR | |
JPH0786587A (en) | Semiconductor device | |
JPS61107813A (en) | Semiconductor device | |
JPH0531323B2 (en) | ||
JP3414859B2 (en) | Turn-off circuit device for overcurrent of semiconductor device | |
JPH11205112A (en) | High voltage resistant power integrated circuit | |
JPH0810821B2 (en) | Overcurrent protection drive circuit for IGBT | |
CA1064107A (en) | Four-layered semiconductor switch | |
JP2913699B2 (en) | Drive circuit for voltage-driven semiconductor devices | |
CA1046142A (en) | Drive circuit for controlling conduction of a semiconductor device | |
JP2973997B2 (en) | Drive circuit for voltage-driven semiconductor devices | |
JP3032745B2 (en) | Insulated gate type semiconductor device | |
JP2002135973A (en) | Overvoltage protective circuit | |
JP2003289660A (en) | Series circuit of semiconductor switch with control electrode | |
EP0614278B1 (en) | Drive circuit for use with voltage-driven semiconductor device | |
JPH0237828A (en) | Overcurrent protecting circuit for igbt | |
JPS6395722A (en) | Overcurrent protection circuit for igbt element | |
JP3468067B2 (en) | Overcurrent suppression circuit for voltage-driven semiconductor devices | |
JPH084122B2 (en) | Semiconductor device | |
JPH02179262A (en) | Gate drive circuit of voltage drive type semiconductor element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080131 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090131 Year of fee payment: 13 |
|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090131 Year of fee payment: 13 |