JPH0754873B2 - Method for manufacturing multilayer printed board - Google Patents

Method for manufacturing multilayer printed board

Info

Publication number
JPH0754873B2
JPH0754873B2 JP25386186A JP25386186A JPH0754873B2 JP H0754873 B2 JPH0754873 B2 JP H0754873B2 JP 25386186 A JP25386186 A JP 25386186A JP 25386186 A JP25386186 A JP 25386186A JP H0754873 B2 JPH0754873 B2 JP H0754873B2
Authority
JP
Japan
Prior art keywords
inner layer
multilayer printed
circuit board
resin
layer circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP25386186A
Other languages
Japanese (ja)
Other versions
JPS63108796A (en
Inventor
和夫 大久保
Original Assignee
東芝ケミカル株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 東芝ケミカル株式会社 filed Critical 東芝ケミカル株式会社
Priority to JP25386186A priority Critical patent/JPH0754873B2/en
Publication of JPS63108796A publication Critical patent/JPS63108796A/en
Publication of JPH0754873B2 publication Critical patent/JPH0754873B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Laminated Bodies (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Description

【発明の詳細な説明】 [発明の目的] (産業上の利用分野) 本発明は、ボイドの発生が少なく、熱放散性のよい多層
プリント板の製造方法に関する。
DETAILED DESCRIPTION OF THE INVENTION Object of the Invention (Industrial field of application) The present invention relates to a method for producing a multilayer printed board having few voids and good heat dissipation.

(従来の技術) 多層プリント板の高密度化、高精度化等が進むにつれ
て、回路巾、回路間巾が狭くなったり、単位面積当り発
熱する部品が多く搭載されるため、発熱した熱が基板に
蓄積される可能性が大きくなってきた。このためこの熱
を放散するための内層回路板の銅箔を厚くする傾向がで
てきている。
(Prior Art) As the density and precision of multi-layer printed circuit boards have increased, the circuit width and inter-circuit width have become narrower, and many parts that generate heat per unit area are mounted. Is likely to accumulate in. Therefore, there is a tendency to thicken the copper foil of the inner layer circuit board for dissipating this heat.

しかし、内層回路板に用いた銅箔厚さが35μmならとも
かく、70μm以上に厚くなると、内層回路板上にプリプ
レグを重ねて成形する際にボイドが発生しやすい傾向が
ある。即ち、成形時の状態を説明する第2図に示したよ
うに、内層回路板10の銅箔回路11以外の凹部12のところ
はボイドになりやすい。凹部12に存在する空気は、加熱
加圧成形中に、プリプレグ13中の樹脂の粘度低下と成形
圧力により、樹脂と置換され、大部分、多層プリント板
外に排出されて行く。しかし、樹脂が凹部に流れる方向
と空気が排出される方向が対向することや、銅箔回路11
が障壁となることのために、空気が残りやすくなる。こ
の傾向は銅箔回路11が薄いときはそれほど影響はない
が、銅箔回路11が厚くなるほど悪影響となる。また銅箔
回路が厚いとプリプレグ13中の樹脂で埋めなければなら
ない凹部12の体積が大きくなり、プリプレグ13の枚数が
同一であれば、凹部12を埋めるプリプレグ13中の樹脂量
が一定のため銅箔回路11が厚くなるほどボイドになりや
すくなる。これらの欠点を改良するため、最近、減圧成
形による多層プリント板の製造方法が実施されボイドの
発生が格段に少なくなってきたが、なお銅箔回路厚さが
105μm、140μm……と厚くなるに従い、ボイド抑制に
関して十分とは言えなくなってきた。
However, if the thickness of the copper foil used for the inner layer circuit board is 35 μm or more, and if it is thicker than 70 μm, voids tend to occur when the prepreg is overlaid and molded on the inner layer circuit board. That is, as shown in FIG. 2 for explaining the state at the time of molding, the recesses 12 other than the copper foil circuit 11 of the inner layer circuit board 10 are likely to become voids. The air present in the recess 12 is replaced with the resin due to the decrease in the viscosity of the resin in the prepreg 13 and the molding pressure during the heat and pressure molding, and is mostly discharged out of the multilayer printed board. However, the direction in which the resin flows into the recess and the direction in which the air is discharged are opposite, and the copper foil circuit 11
As a barrier, air tends to remain. This tendency is not so much affected when the copper foil circuit 11 is thin, but is adversely affected as the copper foil circuit 11 is thickened. If the copper foil circuit is thick, the volume of the recess 12 that must be filled with the resin in the prepreg 13 increases, and if the number of prepregs 13 is the same, the amount of resin in the prepreg 13 that fills the recess 12 is constant The thicker the foil circuit 11 is, the more likely it is to form voids. In order to improve these drawbacks, recently, a method for manufacturing a multilayer printed board by vacuum molding has been carried out and the occurrence of voids has been remarkably reduced.
As the thickness increases to 105 μm, 140 μm, etc., it cannot be said that the void suppression is sufficient.

(発明が解決しようとする問題点) 本発明は、上記の事情に鑑みてなされたもので、内層回
路板の銅箔が70μm以上でもボイドの発生がなく、放熱
性、電気特性に優れた多層プリント板の製造方法を提供
しようとするものである。
(Problems to be Solved by the Invention) The present invention has been made in view of the above circumstances, and even when the copper foil of the inner layer circuit board has a thickness of 70 μm or more, no void is generated, and a multilayer structure excellent in heat dissipation and electric characteristics is provided. It is intended to provide a method for manufacturing a printed board.

[発明の構成] (問題点を解決するための手段) 本発明者は、上記の目的を達成しようと鋭意研究を重ね
た結果、銅箔回路厚さによって生じた段差に樹脂を塗布
し、必要により減圧成形してボイドの発生を押さえ、形
成された樹脂層によって優れた絶縁効果が得られること
を見い出し本発明を完成したものである。即ち、本発明
は、厚さ70μm以上の銅箔回路を有した内層回路板とプ
リプレグとを用いる多層プリント板の製造方法におい
て、黒化処理後の内層回路板表面に、ゲルタイムが80〜
150秒であるとともにプリプレグおよび内層回路板に使
用したと同一の耐熱性樹脂を、前記銅箔の40〜60%厚さ
に塗布することを特徴とする多層プリント板の製造方法
である。そして必要に応じて減圧成形することができる
多層プリント板の製造方法である。
[Structure of the Invention] (Means for Solving the Problems) As a result of earnest studies to achieve the above-mentioned object, the present inventor applied a resin to the step caused by the copper foil circuit thickness, The inventors have completed the present invention by finding that the resin layer formed by vacuum molding suppresses the generation of voids and that the formed resin layer has an excellent insulating effect. That is, the present invention is a method for producing a multilayer printed board using an inner layer circuit board having a copper foil circuit having a thickness of 70 μm or more and a prepreg, and a gel time of 80 to 80 on the surface of the inner layer circuit board after the blackening treatment.
The method for producing a multilayer printed board is characterized in that the same heat-resistant resin as used for the prepreg and the inner layer circuit board is applied for 150 seconds to a thickness of 40 to 60% of the copper foil. And it is a manufacturing method of a multilayer printed board which can be pressure-reduced if necessary.

本発明に用いる内層回路板としては、基材にエポキシ樹
脂、ポリイミド樹脂等の熱硬化性樹脂を含侵乾燥したプ
リプレグと、厚さ70μm以上の銅箔を重ね合わせて加熱
加圧成形一体にした後、エッチングを行い回路を形成し
たものである。この内層回路板を黒化処理してその後に
耐熱性樹脂を塗布する。
As the inner layer circuit board used in the present invention, a prepreg obtained by impregnating and drying a thermosetting resin such as an epoxy resin or a polyimide resin on a base material, and a copper foil having a thickness of 70 μm or more are superposed on each other to form a single body under heat and pressure. After that, a circuit is formed by etching. The inner layer circuit board is blackened and then a heat resistant resin is applied.

本発明に用いる耐熱性樹脂としては、プリプレグや内層
回路板用に使用したと同一の樹脂で例えばエポキシ樹
脂、ポリイミド樹脂、これらの変性樹脂およびこれらの
混合樹脂で、そのゲルタイムが80〜150秒であることが
望ましい。より好ましくは90〜120秒のゲルタイムであ
ることが良い。ゲルタイムが150秒を超えると、一般に
は充分充填できてボイドの発生を少なくするが、レジン
フローが大きすぎて内層回路板が成形時にスリップしや
すく危険である。また特別な場合には内層回路板のすべ
ての凹部に充填しにくくなり、従って耐熱性、電気特性
が悪くなり好ましくない。一方ゲルタイムが80秒未満で
あると、レジンフローが少なくなり十分凹部に充填され
ず、ボイドが発生しやすくなり好ましくない。
The heat-resistant resin used in the present invention is the same resin as used for the prepreg or the inner layer circuit board, for example, an epoxy resin, a polyimide resin, a modified resin thereof and a mixed resin thereof, and the gel time thereof is 80 to 150 seconds. Is desirable. More preferably, the gel time is 90 to 120 seconds. If the gel time exceeds 150 seconds, it is generally possible to sufficiently fill and reduce the generation of voids, but the resin flow is too large and the inner layer circuit board is likely to slip during molding, which is dangerous. Further, in a special case, it becomes difficult to fill all the concave portions of the inner layer circuit board, resulting in poor heat resistance and electric characteristics, which is not preferable. On the other hand, when the gel time is less than 80 seconds, the resin flow decreases, the recesses are not sufficiently filled, and voids are easily generated, which is not preferable.

耐熱性樹脂は黒化処理後の内層回路板上に塗布するが、
その塗布方法について特に限定されるものではなく、ス
プレー、フローコーター、カーテンコーター等いずれの
方法でもよく使用することができる。これらの塗布方法
の中でも塗布厚さの精度の観点からカーテンコーターが
好んで使用される。耐熱性樹脂の塗布厚さは、内層回路
板に使用した銅箔厚さの40〜60%であることが望まし
い。塗布厚さが40%未満であると、樹脂が充分に凹部に
充填されずにボイド発生の原因となり好ましくない。ま
た、60%を超えると内層回路板、プリプレグ、銅箔を成
形する際に内層回路板がスリップを起こすことがあり危
険で好ましくない。内層回路板の両面に塗布を行った
後、横型トンネル炉等の乾燥炉で乾燥する。この際注意
を要することは樹脂を硬化させないように60〜80℃の温
度で風量をあげて乾燥し、溶剤を揮散させ、内層回路板
がハンドリングが行える程度に乾燥することである。
Heat-resistant resin is applied on the inner layer circuit board after blackening treatment,
The coating method is not particularly limited, and any method such as spraying, flow coater and curtain coater can be used well. Among these coating methods, a curtain coater is preferably used from the viewpoint of accuracy of coating thickness. The coating thickness of the heat resistant resin is preferably 40 to 60% of the thickness of the copper foil used for the inner layer circuit board. If the coating thickness is less than 40%, the resin may not be sufficiently filled in the recesses, causing voids, which is not preferable. Further, if it exceeds 60%, the inner layer circuit board may slip when molding the inner layer circuit board, the prepreg and the copper foil, which is dangerous and not preferable. After coating both surfaces of the inner layer circuit board, it is dried in a drying furnace such as a horizontal tunnel furnace. At this time, care should be taken to dry the resin at a temperature of 60 to 80 ° C. so as not to harden it by increasing the air volume, volatilize the solvent and dry the inner circuit board so that it can be handled.

こうして得られた耐熱性樹脂を塗布した内層回路板とプ
リプレグと銅箔を重ね合わせて加熱加圧成形一体にして
多層プリント板を製造することができる。
The heat resistant resin-coated inner layer circuit board thus obtained, the prepreg, and the copper foil are superposed on each other and integrated by heat and pressure to produce a multilayer printed board.

内層回路板に使用する銅箔の厚さが105μm未満であれ
ば、耐熱性樹脂を塗布するのみで充分本発明の効果が得
られるが、105μm以上になると耐熱性樹脂の塗布のみ
では充分効果が得られないこともあるので、耐熱性樹脂
の塗布と同時に減圧成形を行うとその効果を充分期待す
ることができる。
If the thickness of the copper foil used for the inner layer circuit board is less than 105 μm, the effect of the present invention can be sufficiently obtained by applying the heat resistant resin, but if it is 105 μm or more, the application of the heat resistant resin is sufficient. Since it may not be obtained in some cases, the effect can be sufficiently expected if vacuum molding is performed at the same time as the application of the heat resistant resin.

(作用) 次に図面を用いてその作用を説明する。第1図(A)に
示すように黒化処理済の内層回路板上に耐熱性樹脂3
を塗布し半硬化させることによって、銅箔回路4を被覆
し凹部2の一部を埋め、成形の際に凹部2の残り部分に
銅箔回路4上の耐熱性樹脂3を流入充填されるようにす
る。そして第1図(B)のように成形後凹部に耐熱性樹
脂3が充分流入充填されボイドのない内層回路板全体
が耐熱性樹脂3によって被覆され、プリプレグと内層回
路板間の密着性が増し、耐熱性、電気特性を向上させる
作用をする。
(Operation) Next, the operation will be described with reference to the drawings. As shown in FIG. 1 (A), the heat resistant resin 3 is formed on the blackened inner layer circuit board 1.
By coating and semi-curing the copper foil circuit 4 so as to fill a part of the concave portion 2 so that the heat-resistant resin 3 on the copper foil circuit 4 is filled into the remaining portion of the concave portion 2 during molding. To Then, as shown in FIG. 1 (B), after molding, the heat-resistant resin 3 is sufficiently filled and filled in the recesses, and the entire inner layer circuit board 1 having no voids is covered with the heat-resistant resin 3, so that the adhesion between the prepreg and the inner layer circuit board is improved. And has the effect of improving heat resistance and electrical characteristics.

(実施例) 次に本発明を実施例によって説明する。(Example) Next, the present invention will be described with reference to an example.

実施例1〜4 第1表の多層プリント板構成に示した構成で、そのプリ
プレグおよび内層板に用いたと同じエポキシ樹脂を、第
1表の耐熱性樹脂に示したとおり黒化処理済の内層板の
表裏に塗布し、第1表に示した減圧条件および成形条件
に従い積層一体に成形して多層プリント板を製造した。
得られた多層プリント板について、外観、耐熱性、電気
特性および成形時の内層スリップについて評価した。そ
の結果を第1表に示したがいずれも本発明の効果が確認
された。
Examples 1 to 4 In the structure shown in the multilayer printed board construction in Table 1, the same epoxy resin as that used for the prepreg and the inner layer board was subjected to the blackening treatment as shown in the heat resistant resin in Table 1 for the inner layer board. Was coated on both front and back sides, and integrally molded under a reduced pressure and molding conditions shown in Table 1 to produce a multilayer printed board.
The resulting multilayer printed board was evaluated for appearance, heat resistance, electrical characteristics, and inner layer slip during molding. The results are shown in Table 1, and the effects of the present invention were confirmed in all cases.

比較例1〜6 第1表に示した多層プリント板の構成のとおり、実施例
1〜4と同様にして多層プリント板を製造した。また同
様に得られた多層プリント板について評価したのでその
結果を第1表に示したが、比較例では、ボイドが発生
し、外観が悪く、耐熱性や電気特性に劣っていた。
Comparative Examples 1 to 6 Multilayer printed boards were manufactured in the same manner as in Examples 1 to 4 according to the configuration of the multilayer printed board shown in Table 1. Further, the multilayer printed board obtained in the same manner was evaluated. The results are shown in Table 1. However, in the comparative example, voids were generated, the appearance was poor, and the heat resistance and electric characteristics were poor.

[発明の効果] 以上の説明および第1表から明らかなように、本発明の
多層プリント板の製造方法によれば内層銅箔の厚さが70
μm以上でもボイドの発生がなく、耐熱性、電気特性の
優れた多層プリント板を製造することができた。
[Effects of the Invention] As is clear from the above description and Table 1, according to the method for manufacturing a multilayer printed board of the present invention, the inner copper foil has a thickness of 70.
It was possible to produce a multilayer printed board having excellent heat resistance and electrical characteristics without generation of voids even when the thickness was more than μm.

【図面の簡単な説明】 第1図(A)および(B)は本発明方法における樹脂充
填状態を説明するための樹脂塗布内層板断面図、第2図
は従来方法におけるボイド発生状態を説明するための多
層プリント板主要部断面図である。10……内層回路板、4,11……銅箔回路、2,12……凹
部、3……耐熱性樹脂、13……プリプレグ。
BRIEF DESCRIPTION OF THE DRAWINGS FIGS. 1 (A) and 1 (B) are sectional views of a resin-coated inner layer plate for explaining a resin filling state in the method of the present invention, and FIG. 2 illustrates a void generation state in a conventional method. FIG. 3 is a cross-sectional view of a main part of a multilayer printed board for the purpose of: 1 , 10, ... Inner layer circuit board, 4, 11 ... Copper foil circuit, 2, 12 ... Recessed portion, 3 ... Heat resistant resin, 13 ... Prepreg.

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】厚さ70μm以上の銅箔回路を有した内層回
路板とプリプレグとを用いる多層プリント板の製造方法
において、黒化処理後の内層回路板表面に、ゲルタイム
が80〜150秒であるとともにプリプレグおよび内層回路
板に使用したと同一の耐熱性樹脂を、前記銅箔の40〜60
%厚さに塗布することを特徴とする多層プリント板の製
造方法。
1. A method for producing a multilayer printed board using an inner layer circuit board having a copper foil circuit having a thickness of 70 μm or more and a prepreg, wherein the gel time is 80 to 150 seconds on the surface of the inner layer circuit board after blackening treatment. The same heat-resistant resin used for the prepreg and the inner layer circuit board is used for 40-60% of the copper foil.
% Coating method for producing a multilayer printed board.
【請求項2】耐熱性樹脂がエポキシ樹脂、ポリイミド樹
脂またはこれらの混合樹脂である特許請求の範囲第1項
記載の多層プリント板の製造方法。
2. The method for producing a multilayer printed board according to claim 1, wherein the heat resistant resin is an epoxy resin, a polyimide resin or a mixed resin thereof.
【請求項3】厚さ70μm以上の銅箔回路を有した内層回
路板とプリプレグとを用いる多層プリント板の製造方法
において、黒化処理後の内層回路板表面に、ゲルタイム
が80〜150秒であるとともにプリプレグおよび内層回路
板に使用したと同一の耐熱性樹脂を、前記銅箔の40〜60
%厚さに塗布し、減圧成形することを特徴とする多層プ
リント板の製造方法。
3. A method for producing a multilayer printed board using an inner layer circuit board having a copper foil circuit having a thickness of 70 μm or more and a prepreg, wherein a gel time is 80 to 150 seconds on the surface of the inner layer circuit board after blackening treatment. The same heat-resistant resin used for the prepreg and the inner layer circuit board is used for 40-60% of the copper foil.
% Of thickness and vacuum forming, which is a method for producing a multilayer printed board.
JP25386186A 1986-10-27 1986-10-27 Method for manufacturing multilayer printed board Expired - Lifetime JPH0754873B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25386186A JPH0754873B2 (en) 1986-10-27 1986-10-27 Method for manufacturing multilayer printed board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25386186A JPH0754873B2 (en) 1986-10-27 1986-10-27 Method for manufacturing multilayer printed board

Publications (2)

Publication Number Publication Date
JPS63108796A JPS63108796A (en) 1988-05-13
JPH0754873B2 true JPH0754873B2 (en) 1995-06-07

Family

ID=17257148

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25386186A Expired - Lifetime JPH0754873B2 (en) 1986-10-27 1986-10-27 Method for manufacturing multilayer printed board

Country Status (1)

Country Link
JP (1) JPH0754873B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1035164A (en) * 1996-04-25 1998-02-10 Samsung Aerospace Ind Ltd Ic card and manufacture thereof

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03217076A (en) * 1990-01-22 1991-09-24 Mitsubishi Electric Corp Surface treatment of internal-layer base material for multilayer copper-clad laminated board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1035164A (en) * 1996-04-25 1998-02-10 Samsung Aerospace Ind Ltd Ic card and manufacture thereof

Also Published As

Publication number Publication date
JPS63108796A (en) 1988-05-13

Similar Documents

Publication Publication Date Title
EP0057085A2 (en) Method for manufacturing a hybrid integrated circuit device
JPH0754873B2 (en) Method for manufacturing multilayer printed board
JP2000244100A (en) Flame spray circuit body and its manufacture
JP3674662B2 (en) Wiring board manufacturing method
JP2000158589A (en) Manufacture of metal foil clad laminated sheet
JP3673448B2 (en) Wiring board with built-in capacitor element
JPS62277794A (en) Manufacture of inner layer circuit board
CN100534265C (en) Electronic part manufacturing method and base sheet
JPH118472A (en) Multilevel interconnection board
JP4078818B2 (en) Multilayer circuit board manufacturing method
JP3136173B2 (en) Thin multilayer copper-clad laminate
JPH07154068A (en) Adhesive sheet and production thereof, metal based wiring board employing adhesive sheet and production thereof
JP3067517B2 (en) Metal foil clad laminate and method for producing the same
JP3614844B2 (en) Thermal conductive substrate
JP2957786B2 (en) Method for manufacturing metal substrate with insulating layer
JPH06232549A (en) Manufacture of metal base board
JPH09326564A (en) Manufacture of circuit board
JP3538877B2 (en) Manufacturing method of multilayer wiring board
JPH0219989B2 (en)
JPH11214844A (en) Production of multilayer board
JP2825051B2 (en) Manufacturing method of multilayer printed circuit board
JP3505170B2 (en) Thermal conductive substrate and method of manufacturing the same
JPS63265488A (en) Printed circuit board
JPH07226593A (en) Multilayer wiring board and its manufacture
JPH1056264A (en) Multilayer printed wiring board