JPH0732164B1 - - Google Patents

Info

Publication number
JPH0732164B1
JPH0732164B1 JP2513657A JP51365790A JPH0732164B1 JP H0732164 B1 JPH0732164 B1 JP H0732164B1 JP 2513657 A JP2513657 A JP 2513657A JP 51365790 A JP51365790 A JP 51365790A JP H0732164 B1 JPH0732164 B1 JP H0732164B1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2513657A
Other languages
Japanese (ja)
Other versions
JPH0732164B2 (ja
JPH04503590A (ja
Inventor
Richaado Ansonii Arekushisu Rodorigetsu
Euen Giresupii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHIIGEITO MAIKUROEREKUTORONIKUSU Ltd
Original Assignee
SHIIGEITO MAIKUROEREKUTORONIKUSU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHIIGEITO MAIKUROEREKUTORONIKUSU Ltd filed Critical SHIIGEITO MAIKUROEREKUTORONIKUSU Ltd
Publication of JPH04503590A publication Critical patent/JPH04503590A/ja
Publication of JPH0732164B2 publication Critical patent/JPH0732164B2/ja
Publication of JPH0732164B1 publication Critical patent/JPH0732164B1/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H10W10/30—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0112—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H10P76/40—
    • H10W10/031—
    • H10W20/021—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/01—Bipolar transistors-ion implantation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/163—Thick-thin oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Bipolar Transistors (AREA)
  • Element Separation (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
JP2-513657A 1989-10-04 1990-10-04 半導体デバイス製造法 Expired - Lifetime JPH0732164B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB8922331A GB2237445B (en) 1989-10-04 1989-10-04 A semiconductor device fabrication process
GB89.22331.7 1989-10-04
PCT/GB1990/001528 WO1991005365A1 (en) 1989-10-04 1990-10-04 A semiconductor device fabrication process

Publications (3)

Publication Number Publication Date
JPH04503590A JPH04503590A (ja) 1992-06-25
JPH0732164B2 JPH0732164B2 (ja) 1995-04-10
JPH0732164B1 true JPH0732164B1 (enExample) 1995-04-10

Family

ID=10664022

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2-513657A Expired - Lifetime JPH0732164B2 (ja) 1989-10-04 1990-10-04 半導体デバイス製造法

Country Status (7)

Country Link
US (1) US5679586A (enExample)
EP (1) EP0447522B1 (enExample)
JP (1) JPH0732164B2 (enExample)
DE (1) DE69025916T2 (enExample)
GB (1) GB2237445B (enExample)
SG (1) SG72609A1 (enExample)
WO (1) WO1991005365A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6017785A (en) * 1996-08-15 2000-01-25 Integrated Device Technology, Inc. Method for improving latch-up immunity and interwell isolation in a semiconductor device
US6001701A (en) * 1997-06-09 1999-12-14 Lucent Technologies Inc. Process for making bipolar having graded or modulated collector
KR100374243B1 (ko) * 1998-10-08 2003-03-03 미쓰비시덴키 가부시키가이샤 반도체장치 및 그의 제조방법과 반도체장치 보호회로
US6716363B1 (en) 1999-04-20 2004-04-06 Seagate Technology Llc Electrode patterning for a differential PZT activator

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57157541A (en) * 1981-03-24 1982-09-29 Toshiba Corp Manufacture of semiconductor device
JPS60175451A (ja) * 1984-02-20 1985-09-09 Matsushita Electronics Corp 半導体装置の製造方法
JPS61180482A (ja) * 1984-11-28 1986-08-13 フエアチアイルド　カメラ　アンド　インストルメント　コ−ポレ−シヨン バイポーラトランジスタを製造する方法
JPS62226667A (ja) * 1986-03-28 1987-10-05 Toshiba Corp 半導体装置およびその製造方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE72967C (de) * TH. HELLER in Berlin S.O., Obmgasse 5 a Form zur Herstellung von Glasstöpseln für Tropfgläser
DE244607C (enExample) *
US3928081A (en) * 1973-10-26 1975-12-23 Signetics Corp Method for fabricating semiconductor devices using composite mask and ion implantation
US3928082A (en) * 1973-12-28 1975-12-23 Texas Instruments Inc Self-aligned transistor process
US3933528A (en) * 1974-07-02 1976-01-20 Texas Instruments Incorporated Process for fabricating integrated circuits utilizing ion implantation
US4151019A (en) * 1974-12-27 1979-04-24 Tokyo Shibaura Electric Co., Ltd. Method of manufacturing integrated injection logic semiconductor devices utilizing self-aligned double-diffusion techniques
US4018627A (en) * 1975-09-22 1977-04-19 Signetics Corporation Method for fabricating semiconductor devices utilizing oxide protective layer
US4021270A (en) * 1976-06-28 1977-05-03 Motorola, Inc. Double master mask process for integrated circuit manufacture
JPS5413779A (en) * 1977-07-04 1979-02-01 Toshiba Corp Semiconductor integrated circuit device
IT1166587B (it) * 1979-01-22 1987-05-05 Ates Componenti Elettron Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate
US4403395A (en) * 1979-02-15 1983-09-13 Texas Instruments Incorporated Monolithic integration of logic, control and high voltage interface circuitry
US4382827A (en) * 1981-04-27 1983-05-10 Ncr Corporation Silicon nitride S/D ion implant mask in CMOS device fabrication
DE3133468A1 (de) * 1981-08-25 1983-03-17 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen in siliziumgate-technologie
JPS5955054A (ja) * 1982-09-24 1984-03-29 Hitachi Ltd 半導体装置の製造方法
US4577391A (en) * 1984-07-27 1986-03-25 Monolithic Memories, Inc. Method of manufacturing CMOS devices
US4717678A (en) * 1986-03-07 1988-01-05 International Business Machines Corporation Method of forming self-aligned P contact
US4760033A (en) * 1986-04-08 1988-07-26 Siemens Aktiengesellschaft Method for the manufacture of complementary MOS field effect transistors in VLSI technology
US5141881A (en) * 1989-04-20 1992-08-25 Sanyo Electric Co., Ltd. Method for manufacturing a semiconductor integrated circuit
JPH06101540B2 (ja) * 1989-05-19 1994-12-12 三洋電機株式会社 半導体集積回路の製造方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57157541A (en) * 1981-03-24 1982-09-29 Toshiba Corp Manufacture of semiconductor device
JPS60175451A (ja) * 1984-02-20 1985-09-09 Matsushita Electronics Corp 半導体装置の製造方法
JPS61180482A (ja) * 1984-11-28 1986-08-13 フエアチアイルド　カメラ　アンド　インストルメント　コ−ポレ−シヨン バイポーラトランジスタを製造する方法
JPS62226667A (ja) * 1986-03-28 1987-10-05 Toshiba Corp 半導体装置およびその製造方法

Also Published As

Publication number Publication date
JPH0732164B2 (ja) 1995-04-10
DE69025916D1 (de) 1996-04-18
EP0447522A1 (en) 1991-09-25
US5679586A (en) 1997-10-21
EP0447522B1 (en) 1996-03-13
GB2237445A (en) 1991-05-01
GB2237445B (en) 1994-01-12
DE69025916T2 (de) 1996-09-26
GB8922331D0 (en) 1989-11-22
SG72609A1 (en) 2000-09-19
WO1991005365A1 (en) 1991-04-18

Similar Documents

Publication Publication Date Title
DK0542723T3 (enExample)
DK0479920T3 (enExample)
FR2641349B1 (enExample)
EP0679973A3 (enExample)
DE4193486T1 (enExample)
DE4092219T (enExample)
DE4092044T (enExample)
FR2653503B1 (enExample)
IN178043B (enExample)
DE4090770T (enExample)
DE4092217T (enExample)
DK0411968T3 (enExample)
IN170317B (enExample)
DE4092384T (enExample)
FR2641476B1 (enExample)
IN170679B (enExample)
JPH0732164B1 (enExample)
DK0536130T3 (enExample)
FR2653927B1 (enExample)
FR2647495B1 (enExample)
AU2632488A (enExample)
IN172933B (enExample)
GR890200064U (enExample)
AU2341488A (enExample)
AU2409188A (enExample)

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees