JPH0727667Y2 - 混成集積回路 - Google Patents

混成集積回路

Info

Publication number
JPH0727667Y2
JPH0727667Y2 JP14669188U JP14669188U JPH0727667Y2 JP H0727667 Y2 JPH0727667 Y2 JP H0727667Y2 JP 14669188 U JP14669188 U JP 14669188U JP 14669188 U JP14669188 U JP 14669188U JP H0727667 Y2 JPH0727667 Y2 JP H0727667Y2
Authority
JP
Japan
Prior art keywords
case
external lead
circuit board
hybrid integrated
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP14669188U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0267682U (enrdf_load_stackoverflow
Inventor
徳保 寺沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP14669188U priority Critical patent/JPH0727667Y2/ja
Publication of JPH0267682U publication Critical patent/JPH0267682U/ja
Application granted granted Critical
Publication of JPH0727667Y2 publication Critical patent/JPH0727667Y2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Mounting Of Printed Circuit Boards And The Like (AREA)
  • Casings For Electric Apparatus (AREA)
JP14669188U 1988-11-10 1988-11-10 混成集積回路 Expired - Fee Related JPH0727667Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14669188U JPH0727667Y2 (ja) 1988-11-10 1988-11-10 混成集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14669188U JPH0727667Y2 (ja) 1988-11-10 1988-11-10 混成集積回路

Publications (2)

Publication Number Publication Date
JPH0267682U JPH0267682U (enrdf_load_stackoverflow) 1990-05-22
JPH0727667Y2 true JPH0727667Y2 (ja) 1995-06-21

Family

ID=31416418

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14669188U Expired - Fee Related JPH0727667Y2 (ja) 1988-11-10 1988-11-10 混成集積回路

Country Status (1)

Country Link
JP (1) JPH0727667Y2 (enrdf_load_stackoverflow)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0132297Y2 (enrdf_load_stackoverflow) * 1980-10-07 1989-10-03
JPS6057194U (ja) * 1983-09-28 1985-04-20 日本インター株式会社 金属ケ−ス封止型電子機器

Also Published As

Publication number Publication date
JPH0267682U (enrdf_load_stackoverflow) 1990-05-22

Similar Documents

Publication Publication Date Title
JPH0727667Y2 (ja) 混成集積回路
KR910015031A (ko) 반도체장치용부품
JP2506763Y2 (ja) 混成集積回路
JPH09321462A (ja) 電子回路装置
JP2001291543A (ja) 表面実装用コネクタ及びその実装構造
JP3467420B2 (ja) 基板用コネクタ
JPS645900Y2 (enrdf_load_stackoverflow)
JP3034167U (ja) 電気機器の端子部
JPS587942Y2 (ja) 電気部品取付装置
JPH0388011U (enrdf_load_stackoverflow)
JPH0611536Y2 (ja) 樹脂封止型電子回路装置
JPS584234Y2 (ja) 制御機器のプリント基板取付構造
KR970018446A (ko) 차별화된 두께의 리드를 갖는 탭(Tape Automated bonding)패키지
JPH0117684Y2 (enrdf_load_stackoverflow)
JP2539503Y2 (ja) トランスケースの放圧構造
JPH02220318A (ja) スイッチ装置
JPS63148516A (ja) 電磁継電器
JPS5833731Y2 (ja) 電子機器
JPS60104264U (ja) 殺虫剤容器等の噴射釦体
JPS62178583U (enrdf_load_stackoverflow)
JPS6392211A (ja) 合成樹脂製配線部材
JPH0672289U (ja) プリント基板の装着固定構造
JPS59127298U (ja) 基板収納容器
JPH0548187U (ja) 盤内機器
JPH0523464U (ja) プリント板用コネクタ

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees