JPH07271705A - データプロセッサ及びこれを用いたトレース回路 - Google Patents

データプロセッサ及びこれを用いたトレース回路

Info

Publication number
JPH07271705A
JPH07271705A JP6259727A JP25972794A JPH07271705A JP H07271705 A JPH07271705 A JP H07271705A JP 6259727 A JP6259727 A JP 6259727A JP 25972794 A JP25972794 A JP 25972794A JP H07271705 A JPH07271705 A JP H07271705A
Authority
JP
Japan
Prior art keywords
bus
signal
cache
access
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6259727A
Other languages
English (en)
Japanese (ja)
Inventor
Hideya Fujita
秀哉 藤田
Giichi Aoto
義一 青砥
Atsushi Hasegawa
淳 長谷川
Hideaki Koyama
英昭 小山
Noboru Sugihara
昇 杉原
Shunpei Kawasaki
俊平 河崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Microcomputer System Ltd
Hitachi Ltd
Original Assignee
Hitachi Microcomputer System Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Microcomputer System Ltd, Hitachi Ltd filed Critical Hitachi Microcomputer System Ltd
Priority to JP6259727A priority Critical patent/JPH07271705A/ja
Priority to TW084100845A priority patent/TW305960B/zh
Priority to KR1019950002035A priority patent/KR950033860A/ko
Priority to EP95101798A priority patent/EP0667576A1/en
Publication of JPH07271705A publication Critical patent/JPH07271705A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3636—Debugging of software by tracing the execution of the program

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
JP6259727A 1994-02-09 1994-09-30 データプロセッサ及びこれを用いたトレース回路 Pending JPH07271705A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP6259727A JPH07271705A (ja) 1994-02-09 1994-09-30 データプロセッサ及びこれを用いたトレース回路
TW084100845A TW305960B (enExample) 1994-02-09 1995-01-28
KR1019950002035A KR950033860A (ko) 1994-02-09 1995-02-06 데이타 프로세서 및 이것을 사용한 트레이스회로
EP95101798A EP0667576A1 (en) 1994-02-09 1995-02-09 A data processor and a trace circuit using the data processor

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP6-36496 1994-02-09
JP3649694 1994-02-09
JP6259727A JPH07271705A (ja) 1994-02-09 1994-09-30 データプロセッサ及びこれを用いたトレース回路

Publications (1)

Publication Number Publication Date
JPH07271705A true JPH07271705A (ja) 1995-10-20

Family

ID=26375556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6259727A Pending JPH07271705A (ja) 1994-02-09 1994-09-30 データプロセッサ及びこれを用いたトレース回路

Country Status (4)

Country Link
EP (1) EP0667576A1 (enExample)
JP (1) JPH07271705A (enExample)
KR (1) KR950033860A (enExample)
TW (1) TW305960B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6453410B1 (en) 1998-07-03 2002-09-17 Nec Corporation Computer system having a cache memory and a tracing function

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3934710B2 (ja) * 1996-09-13 2007-06-20 株式会社ルネサステクノロジ マイクロプロセッサ
GB2362730B (en) 1999-12-23 2004-02-11 St Microelectronics Sa Computer register watch
GB2362729B (en) 1999-12-23 2004-02-11 St Microelectronics Sa Memory access debug facility
GB2365546B (en) 1999-12-23 2004-02-18 St Microelectronics Sa A computer system with two debug watch modes
GB2362968B (en) 1999-12-23 2003-12-10 St Microelectronics Sa Computer system with debug facility
GB2366006B (en) 1999-12-23 2004-06-30 St Microelectronics Sa A computer system with debug facility
WO2008128476A1 (en) * 2007-04-18 2008-10-30 Mediatek Inc. Data access tracing

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0371418A3 (en) * 1988-11-30 1991-09-04 National Semiconductor Corporation Apparatus for and method of providing the program counter of a microprocessor external to the device
EP0453268B1 (en) * 1990-04-20 1997-10-22 Hitachi, Ltd. A microprocessor for inserting a bus cycle to output an internal information for an emulation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6453410B1 (en) 1998-07-03 2002-09-17 Nec Corporation Computer system having a cache memory and a tracing function

Also Published As

Publication number Publication date
KR950033860A (ko) 1995-12-26
EP0667576A1 (en) 1995-08-16
TW305960B (enExample) 1997-05-21

Similar Documents

Publication Publication Date Title
JP3672634B2 (ja) データ処理装置
EP0283115B1 (en) Methods and apparatus for achieving an interface for a reduced instruction set computer system
JP3105223B2 (ja) マイクロコンピュータ，マイクロプロセッサおよびコア・プロセッサ集積回路用デバッグ周辺装置
US6571308B1 (en) Bridging a host bus to an external bus using a host-bus-to-processor protocol translator
Garside et al. AMULET3i-an asynchronous system-on-chip
US5822779A (en) Microprocessor-based data processing apparatus that commences a next overlapping cycle when a ready signal is detected not to be active
JPH06149545A (ja) Ｃｐｕと乗算器とを有する半導体集積回路
JP2002539527A (ja) プログラム可能な待ち状態を有するマイクロプロセシング装置
US6678838B1 (en) Method to track master contribution information in a write buffer
US6658508B1 (en) Expansion module with external bus for personal digital assistant and design method therefor
JP2762138B2 (ja) メモリコントロールユニット
JPH07271705A (ja) データプロセッサ及びこれを用いたトレース回路
US7120915B1 (en) Thread switch circuit design and signal encoding for vertical threading
US6954869B2 (en) Methods and apparatus for clock domain conversion in digital processing systems
US6594741B1 (en) Versatile write buffer for a microprocessor and method using same
US6006288A (en) Method and apparatus for adaptable burst chip select in a data processing system
US7054971B2 (en) Interface between a host and a slave device having a latency greater than the latency of the host
US6438627B1 (en) Lower address line prediction and substitution
JP2001184212A (ja) トレース制御回路
JP3822885B2 (ja) １チップデータプロセッサ
KR100457478B1 (ko) 메모리액세스방법및데이터처리시스템
EP0426156B1 (en) Floppy disk controller with DMA verify operations
JPH1049373A (ja) パイプライン・デジタル・プロセッサにおいて多重で高精度の事象を操作する方法と装置
Feng et al. A soc architecture compatible with cortex-m4
CN109558076A (zh) 一种可配置的虚拟spi-flash

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20041019

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20041026

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20050308

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20050315