JPH0723974Y2 - High current circuit board - Google Patents

High current circuit board

Info

Publication number
JPH0723974Y2
JPH0723974Y2 JP11231290U JP11231290U JPH0723974Y2 JP H0723974 Y2 JPH0723974 Y2 JP H0723974Y2 JP 11231290 U JP11231290 U JP 11231290U JP 11231290 U JP11231290 U JP 11231290U JP H0723974 Y2 JPH0723974 Y2 JP H0723974Y2
Authority
JP
Japan
Prior art keywords
circuit conductor
punched
circuit board
current circuit
insulating substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP11231290U
Other languages
Japanese (ja)
Other versions
JPH0468574U (en
Inventor
俊郎 深沢
茂 松本
十三夫 川中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
THE FURUKAW ELECTRIC CO., LTD.
Original Assignee
THE FURUKAW ELECTRIC CO., LTD.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by THE FURUKAW ELECTRIC CO., LTD. filed Critical THE FURUKAW ELECTRIC CO., LTD.
Priority to JP11231290U priority Critical patent/JPH0723974Y2/en
Publication of JPH0468574U publication Critical patent/JPH0468574U/ja
Application granted granted Critical
Publication of JPH0723974Y2 publication Critical patent/JPH0723974Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【考案の詳細な説明】 〔産業上の利用分野〕 本考案は大電流回路基板に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Industrial application] The present invention relates to a large current circuit board.

〔従来の技術〕[Conventional technology]

従来の大電流回路基板は、絶縁基板上に銅箔パターンを
形成し、その上に銅、アルミ等からなる打抜回路導体を
リフロー炉で半田付けして構成されていた。
A conventional large-current circuit board is formed by forming a copper foil pattern on an insulating substrate and soldering a punched circuit conductor made of copper, aluminum or the like on the copper foil pattern in a reflow furnace.

〔考案が解決しようとする課題〕[Problems to be solved by the device]

しかしながら、上述のように構成された大電流回路基板
においては、絶縁基板上に形成した銅箔パターンと打抜
回路導体とを半田付けにより一体化する際、絶縁基板上
にはみだした半田が隣接する打抜回路導体に接触するの
を防止するため、相隣接する打抜回路導体間の間隔を3
〜4mm以上取らなければならないために回路基板が大型
化するばかりでなく、半田付け時に打抜回路導体が剥が
れ落ちるおそれがあり、また、絶縁基板上に打抜回路導
体が突出するため、回路基板表面の凹凸が激しく、ソル
ダーレジストの印刷や回路導体の多層化等が難しいとい
う問題点があった。
However, in the high-current circuit board configured as described above, when the copper foil pattern formed on the insulating substrate and the punched circuit conductor are integrated by soldering, the solder protruding on the insulating substrate is adjacent. In order to prevent contact with the punched circuit conductors, the space between adjacent punched circuit conductors should be 3
Not only does the circuit board increase in size because it must be taken up to 4 mm or more, but the punched circuit conductor may peel off during soldering. There is a problem in that the surface is so rough that it is difficult to print a solder resist or to form multiple layers of circuit conductors.

上記問題点を解消する手段として打抜回路導体とプリプ
レグシート(例えばガラスクロスにエポキシ樹脂を含浸
させて半硬化させたもの)を積層し、これをホットプレ
スで加熱、加圧して絶縁基板に打抜回路導体を埋め込ん
だ大電流回路基板が提案されているが、この大電流回路
基板においては、打抜回路導体とプリプレグシートを積
層しホットプレスで加熱、加圧する際に、プリプレグシ
ートが軟化して樹脂が流動するため打抜回路導体の移動
が起こり易く、打抜回路導体の位置精度が安定しないば
かりでなく、絶縁基板に埋め込んだ打抜回路導体が脱落
するおそれがある。
As a means for solving the above problems, a punching circuit conductor and a prepreg sheet (for example, glass cloth impregnated with epoxy resin and semi-cured) are laminated, and this is heated and pressed by a hot press to punch it on an insulating substrate. A large current circuit board in which a punched circuit conductor is embedded has been proposed.However, in this large current circuit board, the prepreg sheet softens when the punched circuit conductor and the prepreg sheet are laminated and heated and pressed by a hot press. Since the resin flows, the punched circuit conductor is likely to move, the positional accuracy of the punched circuit conductor is not stable, and the punched circuit conductor embedded in the insulating substrate may fall off.

また、最近、打抜回路導体に2つ以上の孔又は突起を設
け、ホットプレスの加圧面に上記孔又は突起が嵌合する
凸部又は凹部を設けて打抜回路導体の位置精度を向上さ
せた方法が提案されている(特願平1−152241号参
照)。
Further, recently, two or more holes or projections are provided in the punched circuit conductor, and a convex portion or a recessed portion into which the hole or the projection fits is provided on the pressing surface of the hot press to improve the positional accuracy of the punched circuit conductor. Another method has been proposed (see Japanese Patent Application No. 1-152241).

この方法によれば打抜回路導体の位置精度は向上する
が、前記と同様に絶縁基板から打抜回路導体が脱落する
おそれがある。
According to this method, the positional accuracy of the punched circuit conductor is improved, but the punched circuit conductor may fall off from the insulating substrate as described above.

本考案は上記問題点に鑑みなされたもので、小型で、し
かも、打抜回路導体が絶縁基板から脱落するおそれの全
くない大電流回路基板を提供することを目的とする。
The present invention has been made in view of the above problems, and an object of the present invention is to provide a large-current circuit board that is small in size and has no possibility that the punched circuit conductor will fall off from the insulating board.

〔課題を解決するための手段〕[Means for Solving the Problems]

本考案は上記問題点を解決するために、打抜回路導体を
プリプレグシートからなる絶縁基板に埋め込んだ大電流
回路基板において、前記打抜回路導体に抜け止め部を設
けて大電流回路基板を構成したものである。
In order to solve the above problems, the present invention configures a large current circuit board in which a punching circuit conductor is embedded in an insulating substrate made of a prepreg sheet, and the punching circuit conductor is provided with a retaining portion. It was done.

〔作用〕[Action]

プリプレグシートはホットプレスにより加熱、加圧され
ると一旦軟化し、打抜回路導体2の隙間を埋め、その後
硬化する。
When the prepreg sheet is heated and pressed by a hot press, it softens once, fills the gaps in the punched circuit conductor 2, and then hardens.

従って、打抜回路導体2に抜け止め部3を設けておくこ
とにより、打抜回路導体2が絶縁基板5から抜け落ちる
のは防止される。
Therefore, by providing the punch-out circuit conductor 2 with the retaining portion 3, it is possible to prevent the punch-out circuit conductor 2 from coming off from the insulating substrate 5.

〔実施例〕〔Example〕

以下、本考案の実施例を図面により説明する。 Embodiments of the present invention will be described below with reference to the drawings.

第1図は本考案の一実施例を示す斜視図、第2図は第1
図のX−X線断面図で、図において1は大電流回路基
板、2は該大電流回路基板1を構成する打抜回路導体
で、該打抜回路導体2は銅、アルミ等からなる導電性金
属板を所望の回路パターンに打ち抜いて形成され、その
側面には第2図に示すようにV溝からなる抜け止め部3
が設けられている。4は打抜回路導体2に部品を実装
し、また、リード線を導出するスルーホールである。
FIG. 1 is a perspective view showing an embodiment of the present invention, and FIG.
FIG. 1 is a cross-sectional view taken along the line XX in the drawing, in which 1 is a large current circuit board, 2 is a punched circuit conductor that constitutes the large current circuit board 1, and the punched circuit conductor 2 is a conductive material made of copper, aluminum or the like. 2 is formed by punching a flexible metal plate into a desired circuit pattern, and the side surface thereof is formed by a V-groove retaining portion 3 as shown in FIG.
Is provided. Reference numeral 4 is a through hole for mounting a component on the punched circuit conductor 2 and for leading out a lead wire.

5はプレプレグシート(例えばガラスクロスにエポキシ
樹脂を含浸させて半硬化させたもの)からなる絶縁基板
で、本考案の大電流回路基板1は上記プリプレグシート
を所要枚数積層し、その上に前記打抜回路導体2を載置
し、または、打抜回路導体2に設けたスルーホール4を
ホットプレスの加圧面に設けた突起(図省略)に嵌合さ
せてセットし、ホットプレスにより加熱、加圧して絶縁
基板5に打抜回路導体2を埋め込んで構成されている。
Reference numeral 5 is an insulating substrate made of a prepreg sheet (for example, glass cloth impregnated with epoxy resin and semi-cured). The high-current circuit board 1 of the present invention is obtained by laminating a required number of the above prepreg sheets, and then stacking the prepreg sheets thereon. The punched circuit conductor 2 is placed, or the through hole 4 provided in the punched circuit conductor 2 is fitted and set in a protrusion (not shown) provided on the pressing surface of the hot press, and heated by the hot press. It is constructed by embedding the punched circuit conductor 2 in the insulating substrate 5 by applying pressure.

前記絶縁基板5を形成するプリプレグシートはホットプ
レスにより加熱、加圧されると一旦硬化し、打抜回路導
体2の隙間を埋め、その後硬化するので、打抜回路導体
2に抜け止め部3を設けておくことにより、打抜回路導
体2が絶縁基板5から抜け落ちるのを確実に防止するこ
とができる。
When the prepreg sheet forming the insulating substrate 5 is heated and pressed by a hot press, the prepreg sheet once cures, fills the gap between the punched circuit conductors 2, and then cures. By providing it, it is possible to reliably prevent the punched circuit conductor 2 from falling off the insulating substrate 5.

また、本考案の大電流回路基板1は半田付けによらない
ので、相隣接する打抜回路導体2の間隔を最小限に狭め
ることができるので、大電流回路基板1を小型化し得
る。
Further, since the large current circuit board 1 of the present invention does not use soldering, the interval between the adjacent punched circuit conductors 2 can be minimized, so that the large current circuit board 1 can be downsized.

なお、前記打抜回路導体2に設ける抜け止め部3はV溝
に限らず第3図に示すように突起とするなど、その形状
は特に限定されるものではなく、また、設ける位置は打
抜回路導体2の側面に限らず、第4図に示すように打抜
回路導体2に円筒形のスルーホール4を設けた場合に
は、円筒形のスルーホール4の外周面に設けるなど適宜
の位置に設けるものである。
The shape of the retaining portion 3 provided on the punching circuit conductor 2 is not limited to the V groove, and may be a protrusion as shown in FIG. Not only on the side surface of the circuit conductor 2, but when a punched circuit conductor 2 is provided with a cylindrical through hole 4 as shown in FIG. It is provided in.

〔考案の効果〕[Effect of device]

本考案によれば上述のように、小型で、しかも、打抜回
路導体2が脱落するおそれの全くない大電流回路基板を
提供し得るという優れた利点がある。
According to the present invention, as described above, there is an excellent advantage that it is possible to provide a large-current circuit board that is small and has no possibility that the punched circuit conductor 2 will fall out.

【図面の簡単な説明】[Brief description of drawings]

第1図は本考案の一実施例を示す斜視図、第2図は第1
図のX−X線断面図、第3図及び第4図は本考案の他の
実施例を示す断面図である。 1:大電流回路基板、2:打抜回路導体 3:抜け止め部、5:絶縁基板
FIG. 1 is a perspective view showing an embodiment of the present invention, and FIG.
FIG. 3 is a sectional view showing another embodiment of the present invention, and FIG. 3 and FIG. 1: High-current circuit board, 2: Stamping circuit conductor 3: retaining part, 5: insulating board

───────────────────────────────────────────────────── フロントページの続き (56)参考文献 特開 平3−19394(JP,A) 実開 平2−45667(JP,U) 実開 平2−45665(JP,U) 実開 平2−45666(JP,U) ─────────────────────────────────────────────────── ─── Continuation of the front page (56) References JP-A-3-19394 (JP, A) Actual Kaihei 2-45667 (JP, U) Actual Kaihei 2-45665 (JP, U) Actual Kaihei 2- 45666 (JP, U)

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 【請求項1】打抜回路導体をプリプレグシートからなる
絶縁基板に埋め込んだ大電流回路基板において、前記打
抜回路導体に抜け止め部を設けたことを特徴とする大電
流回路基板。
1. A large current circuit board having a punched circuit conductor embedded in an insulating substrate made of a prepreg sheet, wherein the punched circuit conductor is provided with a retaining portion.
JP11231290U 1990-10-27 1990-10-27 High current circuit board Expired - Fee Related JPH0723974Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11231290U JPH0723974Y2 (en) 1990-10-27 1990-10-27 High current circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11231290U JPH0723974Y2 (en) 1990-10-27 1990-10-27 High current circuit board

Publications (2)

Publication Number Publication Date
JPH0468574U JPH0468574U (en) 1992-06-17
JPH0723974Y2 true JPH0723974Y2 (en) 1995-05-31

Family

ID=31859812

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11231290U Expired - Fee Related JPH0723974Y2 (en) 1990-10-27 1990-10-27 High current circuit board

Country Status (1)

Country Link
JP (1) JPH0723974Y2 (en)

Also Published As

Publication number Publication date
JPH0468574U (en) 1992-06-17

Similar Documents

Publication Publication Date Title
JP3250988B2 (en) Method for producing resin sheet having filled vias
US4517739A (en) Method for making circuit boards with die stamped contact pads and conductive ink circuit patterns
JPH0723974Y2 (en) High current circuit board
JPH07254775A (en) Circuit board
JPH0321095A (en) Manufacturing method for large electric current circuit substrate
JP3414653B2 (en) Method of manufacturing multilayer substrate and multilayer substrate
JP2534355B2 (en) High current circuit board manufacturing method
JP4476474B2 (en) CONNECTION MATERIAL, ITS MANUFACTURING METHOD, AND CONNECTION STRUCTURE MANUFACTURING METHOD
JP3948317B2 (en) Method for manufacturing thermally conductive substrate
JP3509315B2 (en) Circuit board manufacturing method
JPS58154291A (en) Method of producing printed circuit board
JPH0851267A (en) Circuit board and its manufacture
JP3036107B2 (en) Printed wiring board with switch
JPH05270186A (en) Ic card
JPH0429590Y2 (en)
JP4423250B2 (en) Thick metal circuit embedded substrate and manufacturing method thereof
JPH0220860Y2 (en)
JPS59118231A (en) Blanking die for printed circuit board
JPS63211793A (en) Method of forming circuit wiring layer on cubicle
JPH07162104A (en) Circuit board and its manufacture
CA1189631A (en) Circuit boards with die stamped contact pads and conductive ink circuit patterns
JP2002367481A (en) Mounting structure of embossed switch
JPH0423321Y2 (en)
JPH06312594A (en) Ic card
JPH03241721A (en) Manufacture of printed coil

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees