JP3509315B2 - Circuit board manufacturing method - Google Patents

Circuit board manufacturing method

Info

Publication number
JP3509315B2
JP3509315B2 JP19773795A JP19773795A JP3509315B2 JP 3509315 B2 JP3509315 B2 JP 3509315B2 JP 19773795 A JP19773795 A JP 19773795A JP 19773795 A JP19773795 A JP 19773795A JP 3509315 B2 JP3509315 B2 JP 3509315B2
Authority
JP
Japan
Prior art keywords
circuit
insulating substrate
circuit conductor
conductor
punching groove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP19773795A
Other languages
Japanese (ja)
Other versions
JPH0946007A (en
Inventor
栄之資 足立
昌利 砂本
泰彦 松永
敏文 木村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP19773795A priority Critical patent/JP3509315B2/en
Publication of JPH0946007A publication Critical patent/JPH0946007A/en
Application granted granted Critical
Publication of JP3509315B2 publication Critical patent/JP3509315B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0263High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/107Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by filling grooves in the support with conductive material
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • H05K3/202Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using self-supporting metal foil pattern

Landscapes

  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、大電流容量の電源を
有する装置類で使用する回路基板およびその製造方法に
関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a circuit board used in devices having a large current capacity power supply and a method for manufacturing the same.

【0002】[0002]

【従来の技術】従来から絶縁基板の片面に信号用回路パ
ターンを形成し、他面に大電流用の回路導体を形成した
大電流回路基板が提案されている。この種の大電流回路
基板は一般に、大電流回路用の厚銅箔を貼り付けて、パ
ターンエッチングすることにより形成されている。
2. Description of the Related Art Conventionally, there has been proposed a large current circuit board in which a circuit pattern for signals is formed on one surface of an insulating substrate and a circuit conductor for large current is formed on the other surface. This kind of large current circuit board is generally formed by pasting thick copper foil for a large current circuit and pattern etching.

【0003】しかしこのような大電流回路基板では、銅
箔の厚さがエッチング可能な厚さに制限されるため、大
電流回路の場合、電流容量を大きくするためには導体幅
を大きくしなければならず、回路をコンパクトに構成す
ることが困難である。
However, in such a large current circuit board, the thickness of the copper foil is limited to a thickness that can be etched. Therefore, in the case of a large current circuit, the conductor width must be increased in order to increase the current capacity. Therefore, it is difficult to make the circuit compact.

【0004】また大電流用の回路導体にスルーホールを
形成する場合には、通常の信号用回路パターンの場合と
同様、絶縁基板に形成した穴の内面に無電解メッキによ
って導体層を形成することになるが、このようなスルー
ホールでは導体層の厚さを大きくすることが困難である
ため、大電流を通電することはできなかった。
When forming a through hole in a circuit conductor for large current, a conductor layer is formed by electroless plating on the inner surface of the hole formed in the insulating substrate, as in the case of a normal signal circuit pattern. However, since it is difficult to increase the thickness of the conductor layer in such a through hole, a large current cannot be passed.

【0005】そこで、上記のような不都合を解決すべく
多くの提案がなされている。図11は例えば特開昭63
−237495号公報に記載された大電流用回路と信号
用回路を備えた配線基板の平面図、図12はその断面図
であり、同図において、1はガラスエポキシ等からなる
絶縁基板である。
Therefore, many proposals have been made to solve the above inconveniences. FIG. 11 shows, for example, JP-A-63
FIG. 12 is a plan view of a wiring board provided with a large current circuit and a signal circuit described in Japanese Patent Laid-Open No. 237495, and FIG. 12 is a sectional view thereof. In FIG. 12, 1 is an insulating substrate made of glass epoxy or the like.

【0006】また、2A,2Bは絶縁基板1の表面とそ
の裏面にそれぞれ設けられた信号用の回路導体、3は絶
縁基板1の片面に設けられた大電流用の回路導体であ
る。
Further, 2A and 2B are signal circuit conductors provided on the front surface and the back surface of the insulating substrate 1, and 3 is a circuit conductor for large current provided on one surface of the insulating substrate 1.

【0007】信号用の回路導体2A,2Bは従来同様、
絶縁基板1の両面に貼り付けた通常信号用回路に使用さ
れる銅箔をそれぞれ所要のパターンにエッチングするこ
とにより形成されており、また両面の各回路導体2A,
2Bを導通させるスルーホール部4も穴の内面にメッキ
により形成されている。
The circuit conductors 2A and 2B for signals are the same as in the conventional case.
It is formed by etching copper foils used for normal signal circuits attached to both surfaces of the insulating substrate 1 into desired patterns, and the circuit conductors 2A on both surfaces,
A through-hole portion 4 for conducting 2B is also formed on the inner surface of the hole by plating.

【0008】一方、大電流用の回路導体3は、例えば厚
さ1mm程度の銅板に所要のパターンの打ち抜き加工を
行い、必要に応じて全面にはんだメッキまたはスズメッ
キを施したものを絶縁基板1にはんだ付けすることによ
り形成されている。
On the other hand, as the circuit conductor 3 for large current, for example, a copper plate having a thickness of about 1 mm is punched into a required pattern, and the whole surface is subjected to solder plating or tin plating on the insulating substrate 1. It is formed by soldering.

【0009】また、この大電流用の回路導体3のスルー
ホール部5は、あらかじめその回路導体3の所定の箇所
をバーリング加工により筒状に絞り出し、筒状突起6に
成形した後に、その筒状突起6を絶縁基板1の穴に挿通
することによって形成されている。
The through hole portion 5 of the circuit conductor 3 for large current is formed into a cylindrical projection 6 by squeezing out a predetermined portion of the circuit conductor 3 in advance into a cylindrical shape by burring and then forming the cylindrical shape. It is formed by inserting the projection 6 into the hole of the insulating substrate 1.

【0010】また、図13は特開平3−21095号公
報に示された従来の大電流回路基板を示す断面図であ
り、図において、7はプリプレグシート、8はクリヤー
樹脂であり、この例では銅板等に打ち抜き加工を施すこ
とによって大電流用の回路導体を形成し、特に、隣り合
う回路導体が細いブリッジで連結された打ち抜き回路パ
ターンを形成している。
FIG. 13 is a sectional view showing a conventional high-current circuit board disclosed in Japanese Patent Laid-Open No. 3-21095, in which 7 is a prepreg sheet and 8 is a clear resin. By punching a copper plate or the like, a circuit conductor for large current is formed, and in particular, a punched circuit pattern in which adjacent circuit conductors are connected by a thin bridge is formed.

【0011】ここで、上記プリプレグシート7はガラス
繊維にエポキシ樹脂等の熱硬化樹脂を含浸させ、半硬化
させたものであり、打ち抜き回路パターンを複数枚積層
させたプリプレグシート7に載せて、加熱,加圧するこ
とにより、プリプレグシート7を硬化させて絶縁基板と
なし、この絶縁基板上に打ち抜き回路パターンが埋め込
まれた基板を形成する。さらに、上記のように隣接した
回路導体をつないだブリッジ部分を切断することによ
り、大電流用の回路基板を得ている。
Here, the prepreg sheet 7 is made by impregnating glass fiber with a thermosetting resin such as epoxy resin and semi-curing it. The prepreg sheet 7 is placed on a prepreg sheet 7 having a plurality of punched circuit patterns laminated and heated. By applying pressure, the prepreg sheet 7 is cured to form an insulating substrate, and a substrate having a punched circuit pattern embedded therein is formed on the insulating substrate. Further, by cutting the bridge portion connecting the adjacent circuit conductors as described above, a circuit board for large current is obtained.

【0012】[0012]

【発明が解決しようとする課題】従来の大電流回路基板
は以上のように構成されているので、従来の問題点の一
つである電流容量を大きくするためには導体幅を大きく
しなければならないという点に対しては、上記のように
銅板を用いることで対処できるが、絶縁基板にこれをは
んだ付けで固定するため、例えば全面にはんだ付けした
場合、冷却時に導体と基板の膨張係数の違いにより反り
が発生するおそれがあるなどの問題点があった。
Since the conventional large-current circuit board is constructed as described above, in order to increase the current capacity, which is one of the conventional problems, the conductor width must be increased. It can be dealt with by using a copper plate as described above, but since it is fixed to the insulating substrate by soldering, for example, when soldering on the entire surface, the expansion coefficient of the conductor and the substrate during cooling is reduced. There was a problem that warpage might occur due to the difference.

【0013】また、スルーホールの形成については導体
にバーリング加工を施す必要があるという難点があり、
さらに大電流用の回路導体3は絶縁基板1上にはんだ付
けするため基板表面からはんだが飛び出した形となり、
他の信号用回路との平面度がとれず、従ってロボットに
よる部品装着が複雑になるなどの問題点があった。
Further, there is a problem that the conductor needs to be subjected to burring for forming the through hole.
Furthermore, since the circuit conductor 3 for large current is soldered on the insulating substrate 1, the solder is projected from the substrate surface,
There is a problem in that the flatness with other signal circuits cannot be obtained, and thus the component mounting by the robot becomes complicated.

【0014】一方、図13の特開平3−21095号公
報によると、回路基板が打ち抜き回路導体とプリプレグ
シート7とをホットプレスで加熱,加圧することにより
形成されるので、絶縁基板表面を平坦にすることが可能
であり、上記のはんだが飛び出すなどの問題点は解決さ
れるものの、このような方法では大電流用の回路導体3
に層間絶縁用のプリプレグシート7を押し付けるという
形態をとるので、プレス時に大電流用の回路導体3周辺
から図に示すクリヤー樹脂8が浸み出し、通電中の温度
上昇により、回路導体3とクリヤー樹脂8層との界面、
あるいはクリヤー樹脂8層とこれの表面に設けられる信
号用の回路導体(図示しない)との界面にクラックを誘
発するおそれがあるなどの問題点があった。
On the other hand, according to Japanese Patent Laid-Open No. 3-21095 of FIG. 13, the circuit board is formed by heating and pressurizing the punched circuit conductor and the prepreg sheet 7 with a hot press, so that the surface of the insulating substrate is made flat. Although the problems such as the solder popping out can be solved by such a method, in such a method, the circuit conductor 3 for large current is
Since the prepreg sheet 7 for interlayer insulation is pressed against the circuit conductor 3, the clear resin 8 shown in the figure seeps out from the periphery of the circuit conductor 3 for a large current at the time of pressing, and the temperature rises during energization, so that the circuit conductor 3 and the clear conductor 8 clear. Interface with 8 layers of resin,
Alternatively, there is a problem that cracks may be induced at the interface between the eight layers of clear resin and a circuit conductor (not shown) for signals provided on the surface of the clear resin.

【0015】従って、このような方法では、絶縁基板の
表面を平坦にすることは可能であるが、上記のクラック
発生により同一面に信号用回路と大電流用回路を混在さ
せることが不可能となるという欠点がある。
Therefore, with such a method, it is possible to make the surface of the insulating substrate flat, but it is impossible to mix the signal circuit and the large current circuit on the same surface due to the cracks. There is a drawback that

【0016】さらに、図示していないが、大電流用のス
ルーホールはこの例では導通孔の内壁にメッキした後
に、孔にはんだを溶かして埋め込む方法をとっている
が、作業が複雑でしかもスルーホールに充填したはんだ
が冷却時に収縮するため、スルーホールの内壁にあらか
じめ無電解めっきしためっき層が剥離する恐れがある。
Although not shown in the figure, in this example, a through hole for a large current is formed by plating the inner wall of the conductive hole and then melting and embedding solder in the hole. Since the solder filled in the holes contracts during cooling, there is a risk that the plating layer pre-electrolessly plated on the inner wall of the through hole will peel off.

【0017】また、回路導体を位置決めするために隣り
合う回路導体を細いブリッジで連結して打ち抜き回路パ
ターンを形成しているので、積層成形後ブリッジを切断
する作業が生じ、切断部の酸化による悪影響が懸念され
るなどの問題点があった。
Further, in order to position the circuit conductors, adjacent circuit conductors are connected by a thin bridge to form a punched circuit pattern. Therefore, the work of cutting the bridge after the lamination molding occurs, and the adverse effect of oxidation of the cut portion occurs. There were problems such as concerns.

【0018】この発明は上記のような問題点を解消する
ためになされたもので、回路導体を絶縁基板に対して面
倒なはんだ付けを行なわずに、しかも、プリプレグシー
トに打ち抜き回路パターンを加熱,加圧する際のクリヤ
ー樹脂の浸み出しがなく、電気的欠陥の発生をなくする
ことができる回路基板を得ることを目的とする。
The present invention has been made in order to solve the above problems, and does not require troublesome soldering of a circuit conductor to an insulating substrate, and furthermore, heats a punched circuit pattern on a prepreg sheet, An object of the present invention is to obtain a circuit board which does not seep out of the clear resin during pressurization and can prevent the occurrence of electrical defects .

【0019】また、この発明は同一の絶縁基板上の回路
導体同志の沿面距離を長くでき、回路導体同志の絶縁特
性を大幅に向上できる回路基板を得ることを目的とす
る。
Another object of the present invention is to obtain a circuit board in which the creepage distance between the circuit conductors on the same insulating substrate can be increased and the insulating characteristics of the circuit conductors can be greatly improved.

【0020】また、この発明は回路導体の放熱性を改善
できる回路基板を得ることを目的とする。
Another object of the present invention is to obtain a circuit board which can improve the heat dissipation of the circuit conductor .

【0021】また、この発明は従来のはんだやクリヤー
樹脂による障害を回避できる回路基板の製造方法を得る
ことを目的とする。
Another object of the present invention is to obtain a method for manufacturing a circuit board which can avoid the problems caused by conventional solder and clear resin .

【0022】また、この発明はダミー板を用いて回路導
体部分を絶縁基板と同じ厚さにすることで、絶縁基板と
プリプレグシートとの加熱,加圧を可能にし、この加
熱,加圧後に上記ダミー板を取り除くことで、絶縁基板
内における回路導体相互の沿面距離を十分に確保できる
回路基板の製造方法を得ることを目的とする。
Further , according to the present invention , by using a dummy plate to make the circuit conductor portion the same thickness as the insulating substrate, it is possible to heat and pressurize the insulating substrate and the prepreg sheet. An object of the present invention is to obtain a method for manufacturing a circuit board by removing the dummy plate so that the creepage distance between the circuit conductors in the insulating board can be sufficiently secured.

【0023】また、この発明は回路導体の一部を絶縁基
板上に露出させることができる回路基板の製造方法を得
ることを目的とする。
Another object of the present invention is to obtain a method for manufacturing a circuit board, which allows a part of the circuit conductor to be exposed on the insulating board .

【0024】[0024]

【課題を解決するための手段】請求項1の発明に係る回
路基板の製造方法は、絶縁基板に対し回路導体のパター
ン形状の打ち抜き溝を形成し、該打ち抜き溝にこれの深
さより薄い回路導体とその深さからその回路導体の厚さ
を減じた離型性のよいダミー板を挿入した後、上記絶縁
基板をプリプレグシート上に積層してこれらを共に加
熱,加圧することにより上記回路導体を上記絶縁基板内
に埋め込み、続いて上記ダミー板を打ち抜き溝から除去
するようにしたものである。
According to a first aspect of the present invention, there is provided a circuit board manufacturing method, wherein a pattern of a circuit conductor is provided on an insulating substrate.
-Shaped punching groove is formed in the punching groove.
From the thinner circuit conductor and its depth, the thickness of the circuit conductor
After inserting a dummy plate with good releasability,
Laminate the board on the prepreg sheet and add them together.
The circuit conductor is placed in the insulating substrate by applying heat and pressure.
And then remove the dummy plate from the punching groove.
It is something that is done.

【0025】請求項2の発明に係る回路基板の製造方法
は、絶縁基板に対し回路導体のパターン形状の打ち抜き
溝を形成し、該打ち抜き溝にこれの深さより厚い回路導
体を挿入し、該回路導体が上記絶縁基板からはみ出した
部分に、この部分の厚さに等しい離型性のよいダミー板
の打ち抜き溝をかぶせた後、このかぶせた側とは反対側
の上記絶縁基板面にプリプレグシートを積層して、これ
らを共に加熱,加圧することで上記回路導体の一部を上
記絶縁基板内に埋め込み、さらに上記ダミー板を上記回
路導体から分離除去するようにしたものである。
In the method for manufacturing a circuit board according to the second aspect of the present invention, a punching groove having a pattern shape of the circuit conductor is formed in the insulating substrate, and a circuit conductor thicker than the depth is inserted into the punching groove, and the circuit is formed. After covering the part where the conductor protrudes from the insulating substrate with a punching groove of a dummy plate having good releasability that is equal to the thickness of this part, put a prepreg sheet on the side of the insulating substrate opposite to the covered side. By laminating and heating and pressurizing them together, a part of the circuit conductor is embedded in the insulating substrate, and the dummy plate is separated and removed from the circuit conductor .

【0026】[0026]

【作用】 請求項1の発明における回路基板の製造方法
は、絶縁基板の打ち抜き溝に回路導体とダミー板とを収
容し、ダミー板の上面と絶縁基板の上面とを均一化する
ことで、絶縁基板とプリプレグシートとの加熱,加圧を
十分に行って回路導体を絶縁基板の打ち抜き溝内に埋設
し、ダミー板除去後に回路導体同志が絶縁基板内で十分
な沿面距離を確保可能にする。
A method of manufacturing a circuit board according to the invention of claim 1
Place the circuit conductor and dummy plate in the punched groove of the insulating substrate.
To make the upper surface of the dummy plate and the upper surface of the insulating substrate uniform.
By doing so, heating and pressurizing the insulating substrate and the prepreg sheet
Sufficiently embed the circuit conductor in the punched groove of the insulating substrate
However, after removing the dummy board, the circuit conductors are sufficient in the insulating substrate.
It is possible to secure a large creepage distance.

【0027】請求項2の発明における回路基板の製造方
法は、回路導体の一部を絶縁基板の上方に露出させた状
態にして、その露出部分にダミー板の打ち抜き溝を一旦
かぶせ、プリプレグシートと絶縁基板との加熱,加圧に
より回路導体の下部を絶縁基板に埋め込んだ後は、その
ダミー板を取り除くことで、絶縁基板上に露出して放熱
効率の良好な回路導体を設置可能にする。
In the method of manufacturing a circuit board according to the second aspect of the present invention, a part of the circuit conductor is exposed above the insulating substrate, and the punched groove of the dummy plate is once covered on the exposed portion to form a prepreg sheet. After the lower part of the circuit conductor is embedded in the insulating substrate by heating and pressurizing with the insulating substrate, the dummy plate is removed, so that the circuit conductor exposed on the insulating substrate and having good heat dissipation efficiency can be installed .

【0028】[0028]

【実施例】 参考例1 . 以下、この発明の参考例を図について説明する。図1に
おいて、1Aはガラスエポキシ樹脂などからなる絶縁基
板、3はこの絶縁基板1Aに埋め込まれた大電流用の回
路導体で、0.5〜3.0ミリ程度の厚さを持つ銅板か
らなる。
EXAMPLES Reference Example 1 . Hereinafter, reference examples of the present invention will be described with reference to the drawings. In FIG. 1, 1A is an insulating substrate made of glass epoxy resin or the like, 3 is a circuit conductor for large current embedded in the insulating substrate 1A, and is made of a copper plate having a thickness of about 0.5 to 3.0 mm. .

【0029】なお、本参考例では例えば500〜150
0Aの電流を流すことができる2.3ミリの厚さを持つ
銅板に、半径が0.5ミリの面取りを行ったものを使用
している。
In this reference example , for example, 500 to 150
A copper plate having a thickness of 2.3 mm capable of passing a current of 0 A and having a chamfer of a radius of 0.5 mm is used.

【0030】また、回路導体3として用いる銅板として
は電解銅や圧延銅からなる厚銅箔、JIS−C310
2、C3101等に規格された平角電線、またはJIS
−C1100、C1220等に規格された銅板等があ
る。
The copper plate used as the circuit conductor 3 is a thick copper foil made of electrolytic copper or rolled copper, JIS-C310.
2, flat wire standardized by C3101, etc., or JIS
-C1100, C1220, etc. are standard copper plates.

【0031】7は絶縁基板1Aの両面に加熱,加圧され
たプリプレグシートであり、これらが一体となって大電
流回路基板を構成している。
Reference numeral 7 is a prepreg sheet heated and pressed on both sides of the insulating substrate 1A, and these are integrated to form a large current circuit substrate.

【0032】図2はその大電流回路基板を構成する上記
絶縁基板1Aの平面図であり、この絶縁基板1Aには大
電流用の回路パターン形状の打ち抜き溝9が予め打ち抜
きによって形成されている。
FIG. 2 is a plan view of the insulating substrate 1A which constitutes the large current circuit board. The insulating substrate 1A is preliminarily formed with a punching groove 9 having a circuit pattern shape for large current.

【0033】また、図3は図2に示す打ち抜き溝9に大
電流用の回路導体3を挿入する状況を示す平面図であ
る。
FIG. 3 is a plan view showing a state in which the circuit conductor 3 for large current is inserted into the punching groove 9 shown in FIG.

【0034】次に、この参考例の大電流用の回路基板の
製造方法について説明する。図2は大電流回路の打ち抜
き溝9が形成された絶縁基板1Aを示し、図3のよう
に、この打ち抜き溝9に、あらかじめ形成された同一形
状の回路導体3が挿入される。
Next, a method for manufacturing the large current circuit board of this reference example will be described. FIG. 2 shows an insulating substrate 1A in which a punching groove 9 for a large current circuit is formed. As shown in FIG. 3, a preformed circuit conductor 3 of the same shape is inserted into this punching groove 9.

【0035】このように構成された絶縁基板1Aの上下
面に加熱硬化後絶縁層となるプリプレグシート7を積層
する。プリプレグシート7は所望の表面絶縁層の厚さに
応じて複数枚を積層する。
On the upper and lower surfaces of the insulating substrate 1A thus constructed, the prepreg sheet 7 which becomes an insulating layer after being heat-cured is laminated. A plurality of prepreg sheets 7 are laminated according to the desired thickness of the surface insulating layer.

【0036】また、表面絶縁層を厚くしたい場合には、
あらかじめ別の絶縁基板を用意して回路導体と別の絶縁
基板の間にプリプレグシートを挟んで積層してもよい。
If it is desired to make the surface insulating layer thick,
Another insulating substrate may be prepared in advance, and a prepreg sheet may be sandwiched between the circuit conductor and another insulating substrate to be laminated.

【0037】パターンの位置決めは治具のピンで行うピ
ンラミネーション方式によって行う。このため、すべて
の積層材料には位置決めのための孔が設けてあり、絶縁
基板1A、プリプレグシート7の位置決め孔に治具であ
るピンを通しながら積層してセットする(図示せず)。
Positioning of the pattern is performed by a pin lamination method using pins of a jig. For this reason, all of the laminated materials have holes for positioning, and the insulating substrate 1A and the prepreg sheet 7 are stacked and set while passing pins as jigs through the positioning holes (not shown).

【0038】さらにこの状態で、ホットプレスによる加
熱,加圧を行う。例えば公知のFR−4用プレス条件に
より加熱,加圧する。
Further, in this state, heating and pressurization by hot pressing are performed. For example, heating and pressurization are performed under known press conditions for FR-4.

【0039】その結果、プリプレグシート7が硬化して
絶縁基板の一部となり、回路導体3が絶縁基板1Aに隠
蔽された状態で積層成形工程を終え大電流回路基板を得
る。
As a result, the prepreg sheet 7 is cured to become a part of the insulating substrate, and the lamination molding process is completed in a state where the circuit conductor 3 is hidden by the insulating substrate 1A to obtain a large current circuit substrate.

【0040】プリプレグシート7を使って回路導体を搭
載した回路では、上記のように形成することにより、従
来のように、回路導体周辺に形成されたクリヤー樹脂層
は発生せずに、機械的発熱または通電時の発熱により、
回路導体3とクリヤー樹脂との界面にクラックや剥離等
が発生するのを抑止できる。
In the circuit in which the circuit conductor is mounted by using the prepreg sheet 7, by forming as described above, the clear resin layer formed around the circuit conductor is not generated unlike the conventional case, and the mechanical heat is generated. Or due to the heat generated when energized,
It is possible to prevent cracks, peeling, and the like from occurring at the interface between the circuit conductor 3 and the clear resin.

【0041】また、回路導体3を隠蔽することによっ
て、回路導体にホコリや水分,塩分やガスなどの汚染物
が直接接触しないので、回路導体の酸化等による電気的
欠陥を防止することができる。さらに、回路導体を絶縁
基板で覆っているので他の部品等との絶縁性にも優れて
いる。
By hiding the circuit conductor 3, contaminants such as dust, moisture, salt and gas do not come into direct contact with the circuit conductor, so that electrical defects due to oxidation of the circuit conductor can be prevented. Furthermore, since the circuit conductor is covered with the insulating substrate, it is excellent in insulating properties from other parts.

【0042】また、回路導体3のパターン形状を打ち抜
いた絶縁基板1Aに同じ厚みを持つ回路導体を挿入する
ことによって、大電流用回路の位置決めを行なうので、
従来例のように積層成形後ブリッジを切断する作業もな
く、従って切断部の酸化による悪影響もない。また、回
路導体を基板にはんだ付けする必要がなくなったので、
冷却時の反りの発生を回避できる。
Further, the circuit for large current is positioned by inserting the circuit conductor having the same thickness into the insulating substrate 1A in which the pattern shape of the circuit conductor 3 is punched out.
Unlike the conventional example, there is no work of cutting the bridge after laminating, and therefore there is no adverse effect due to oxidation of the cut portion. Also, because it is no longer necessary to solder the circuit conductor to the board,
Warpage during cooling can be avoided.

【0043】参考例2. 上記参考例1においては、絶縁基板1Aを1枚使用した
場合を示したが、図4に示すように、複数枚の例えば4
枚の絶縁基板1A,1B,1C,1Dを使用した回路基
板とすることができ、この場合には絶縁基板1A〜1D
はいずれも、所定箇所に回路導体のパターン形状に打ち
抜き溝9が打ち抜かれている。
Reference Example 2. In the above reference example 1, the case where one insulating substrate 1A is used is shown, but as shown in FIG.
A circuit board using the insulating substrates 1A, 1B, 1C, 1D can be used. In this case, the insulating substrates 1A to 1D are used.
In each case, a punching groove 9 is punched in a pattern shape of a circuit conductor at a predetermined position.

【0044】まず、絶縁基板1A〜1Dに形成された各
打ち抜き溝9に、上記参考例と同じ回路導体3を挿入
し、これらの絶縁基板1A〜1Dの間に、プリプレグシ
ート7(本参考例では0.2mm×5枚を入れることに
よって絶縁耐圧4.5Kvを得る)を挟んだ状態で積層
する。
First, the same circuit conductor 3 as in the above-mentioned reference example is inserted into each punching groove 9 formed in the insulating substrates 1A to 1D, and the prepreg sheet 7 (this reference example) is inserted between these insulating substrates 1A to 1D. Then, 0.2 mm × 5 sheets are put in to obtain a withstand voltage of 4.5 Kv) and stacked.

【0045】続いて、この状態でホットプレスにより加
熱,加圧を行うことで、プリプレグシート7を硬化さ
せ、積層成形を終える。このように形成された大電流用
の回路基板は、通常の多層のプリント配線板と同様に大
電流用多層基板として利用することができる。
Subsequently, in this state, the prepreg sheet 7 is cured by heating and pressurizing with a hot press, and the lamination molding is completed. The large-current circuit board formed in this manner can be used as a large-current multilayer board in the same manner as an ordinary multilayer printed wiring board.

【0046】実施例1. 図5はこの発明の実施例1による回路基板の製造方法を
示す工程図であり、図において、10は離型性のよいプ
ラスチックからなるダミー板である。なお、図3と同一
部分には同一符号を付して、その重複する説明を省略す
る。
Example 1. Figure 5 is a process diagram showing a method of manufacturing a circuit board according to the first embodiment of the present invention. In the figure, 10 is a dummy plate made of releasability good plastic. The same parts as those in FIG. 3 are designated by the same reference numerals, and the duplicated description will be omitted.

【0047】まず、絶縁基板1Aに形成された大電流用
の回路パターン形状の打ち抜き溝9に、その打ち抜き溝
9の深さより薄い回路導体3と打ち抜き溝9の深さから
回路導体3の厚さを減じた厚さの離型性のよい材料から
なるダミー板10を挿入して、絶縁基板の厚さと同じに
する。
First, in the punching groove 9 having a circuit pattern shape for large current formed on the insulating substrate 1A, the circuit conductor 3 thinner than the depth of the punching groove 9 and the thickness of the circuit conductor 3 from the depth of the punching groove 9 are formed. The dummy plate 10 made of a material having a good releasability and having a thickness less than that of the insulating board is inserted to have the same thickness as the insulating substrate.

【0048】次に、上記絶縁基板1Aをプリプレグシー
ト7上に積層し、上記絶縁基板1Aとプリプレグシート
7とを加熱,加圧して、回路導体3を絶縁基板1A内に
埋め込んだ後、ダミー板10を除去し、絶縁基板1A内
の下部に回路導体3の上面が臨んだ状態にする。
Next, the insulating substrate 1A is laminated on the prepreg sheet 7, the insulating substrate 1A and the prepreg sheet 7 are heated and pressed to embed the circuit conductor 3 in the insulating substrate 1A, and then the dummy plate is formed. 10 is removed so that the upper surface of the circuit conductor 3 faces the lower part in the insulating substrate 1A.

【0049】このように絶縁基板1A内の下部に回路導
体3の上面が臨む形で成形されるこによって、同一の絶
縁基板1A上の他の回路導体との沿面絶縁距離がより長
くとれる結果、他の回路導体との距離を最小限に抑える
ことができる。
Since the upper surface of the circuit conductor 3 is formed so as to face the lower portion of the insulating substrate 1A, the creeping insulation distance from other circuit conductors on the same insulating substrate 1A can be made longer. The distance from other circuit conductors can be minimized.

【0050】また、この実施例による大電流用の回路基
板を、回路導体3側を対向させて、2枚重ねて使用する
場合にも、互いに導体部分が接触しないので、電気的信
頼性が向上する。
Also, when the circuit board for large current according to this embodiment is used with two circuit conductors 3 facing each other, the conductor portions do not contact each other, so that the electrical reliability is improved. To do.

【0051】実施例2. 図6はこの発明の実施例2による回路基板の他の製造方
法を示す工程図である。この実施例では回路導体3が絶
縁基板1Aの上面より、上方に突出した形状とされる。
Example 2. FIG. 6 is a process drawing showing another method for manufacturing a circuit board according to the second embodiment of the present invention. In this embodiment, the circuit conductor 3 has a shape protruding upward from the upper surface of the insulating substrate 1A.

【0052】まず、回路導体3を絶縁基板1Aに形成さ
れた大電流用の回路パターン形状の打ち抜き溝9に、そ
の打ち抜き溝9の深さより厚い形状を持つ回路導体3A
を挿入する。
First, the circuit conductor 3 is formed in the punching groove 9 having a circuit pattern shape for a large current formed on the insulating substrate 1A, and the circuit conductor 3A has a shape thicker than the depth of the punching groove 9.
Insert.

【0053】次に、上記回路導体3Aが上記絶縁基板1
Aからはみ出た分の厚さに相当する、離型性のよいプラ
スチックからなるダミー板10Aに、回路導体3Aのパ
ターン形状に合わせて打ち抜き溝10aを形成し、この
形成した打ち抜き溝10aをその回路導体3Aに挿入す
るようにして、絶縁基板1A上面に積層し、さらにこれ
らをプリプレグシート7上に積層する。
Next, the circuit conductor 3A is connected to the insulating substrate 1.
A punching groove 10a is formed on a dummy plate 10A made of plastic having good releasability, which corresponds to the thickness protruding from A, in accordance with the pattern shape of the circuit conductor 3A, and the formed punching groove 10a is formed in the circuit. It is laminated on the upper surface of the insulating substrate 1A so as to be inserted into the conductor 3A, and these are further laminated on the prepreg sheet 7.

【0054】続いて、上記絶縁基板1Aとプリプレグシ
ート7とを加熱,加圧して回路導体3Aを絶縁基板1A
内に埋め込んだ後ダミー板10Aを除去する。こうする
ことで、回路導体3Aが絶縁基板1A上に露出した状態
になるので放熱性の良好な回路基板を得ることができ
る。
Subsequently, the insulating substrate 1A and the prepreg sheet 7 are heated and pressed to attach the circuit conductor 3A to the insulating substrate 1A.
After embedding it inside, the dummy plate 10A is removed. By doing so, the circuit conductor 3A is exposed on the insulating substrate 1A, so that a circuit board having good heat dissipation can be obtained.

【0055】参考例3. 図7はこの発明の参考例3による回路基板の製造方法を
示す工程図である。この参考例では、離型性のよいプラ
スチックからなるダミー板10Aに形成された、回路導
体3のパターン形状の打ち抜き溝10aを絶縁基板1A
にプリプレグシート7を介して重ねた状態にして、ダミ
ー板10Aに形成された回路導体3のパターン形状の打
ち抜き溝10aに、その打ち抜き溝10aの深さと同程
度の厚さと形状を持つ回路導体3を挿入する。続いて、
上記ダミー板10Aとプリプレグシート7と絶縁基板1
Aとを加熱,加圧して回路導体3を絶縁基板上に成形し
た後、ダミー板10Aを除去する。こうすることで、回
路導体3が基板上に露出した状態になり、放熱性の良好
な回路基板を得ることができる。
Reference Example 3 7A to 7D are process diagrams showing a method of manufacturing a circuit board according to a third reference example of the present invention. In this reference example , the punching groove 10a having the pattern shape of the circuit conductor 3 formed on the dummy plate 10A made of a plastic having a good releasability is formed on the insulating substrate 1A.
Of the circuit conductor 3 formed on the dummy plate 10A in the pattern-shaped punching groove 10a formed in the dummy plate 10A with a thickness and shape similar to the depth of the punching groove 10a. Insert. continue,
The dummy plate 10A, the prepreg sheet 7, and the insulating substrate 1
After heating and pressurizing A and molding the circuit conductor 3 on the insulating substrate, the dummy plate 10A is removed. By doing so, the circuit conductor 3 is exposed on the board, and a circuit board having good heat dissipation can be obtained.

【0056】参考例4. 図8はこの発明の参考例4による回路基板を示す断面図
である。この参考例では、まず、絶縁基板1A,1Bに
形成された回路導体31,32のパターン形状の打ち抜
き溝9に、その打ち抜き溝9の深さと同程度の厚さと形
状を持つ回路導体31,32を挿入して2枚の片面回路
基板Pを形成する。
Reference Example 4. FIG. 8 is a sectional view showing a circuit board according to Reference Example 4 of the present invention. In this reference example , first, the circuit conductors 31, 32 having the same thickness and shape as the depth of the punching groove 9 are formed in the patterning punching grooves 9 of the circuit conductors 31, 32 formed on the insulating substrates 1A, 1B. Is inserted to form two single-sided circuit boards P.

【0057】次に、回路導体31,32を挿入した上記
絶縁基板1A,1Bをプリプレグシート7を挟むように
して積層し、上記絶縁基板1A,1Bとプリプレグシー
ト7とを加熱,加圧して回路導体31,32を絶縁基板
1A,1B内に埋め込む。
Next, the insulating substrates 1A and 1B in which the circuit conductors 31 and 32 are inserted are laminated so as to sandwich the prepreg sheet 7, and the insulating substrates 1A and 1B and the prepreg sheet 7 are heated and pressed so that the circuit conductor 31 is formed. , 32 are embedded in the insulating substrates 1A and 1B.

【0058】すなわち、回路導体32が外方に臨む側を
下にした絶縁基板1Aの上にプリプレグシート7を重
ね、この上に回路導体31が外方に臨む側を上にして別
の絶縁基板1Bを積層することで、両面回路基板を形成
することができる。
That is, the prepreg sheet 7 is laid on the insulating substrate 1A with the side where the circuit conductor 32 faces the outside facing downward, and another insulating substrate is placed with the side where the circuit conductor 31 faces the outside facing upward. By laminating 1B, a double-sided circuit board can be formed.

【0059】この参考例によれば、上記絶縁基板1A,
1B間にプリプレグシート7を重ねて一体化すること
で、前記絶縁基板1A,1Bおよび回路導体31,32
を両面基板にすることができ、これにより層間距離を短
くでき、上記回路導体31,32をスルーホールやファ
スナで連結してこれらを電気回路の一部とした場合にこ
の電気回路のインダクタンスを低減でき、かつ回路基板
の小型化を達成できる。
According to this reference example , the insulating substrate 1A,
By superimposing and integrating the prepreg sheet 7 between 1B, the insulating substrates 1A and 1B and the circuit conductors 31 and 32 are formed.
Can be made into a double-sided board, and the interlayer distance can be shortened by this, and when the circuit conductors 31 and 32 are connected by through holes or fasteners to form a part of an electric circuit, the inductance of the electric circuit is reduced. In addition, the size of the circuit board can be reduced.

【0060】参考例5. 図9はこの発明の参考例5による回路基板を示す断面図
である。図において、3B,3Cは回路導体、12は絶
縁基板1A,1Bの各回路導体3B部に貫通する孔13
に装着した、通常のプリント配線板のスルーホールにあ
たる大電流用(100A〜500A)のカシメ用のファ
スナである。なお、絶縁基板1Bを貫通する2つのカシ
メ用のファスナ同志が上記回路導体3Cにより接続され
ている。
Reference Example 5. FIG. 9 is a sectional view showing a circuit board according to a reference example 5 of the present invention. In the figure, 3B and 3C are circuit conductors, and 12 is a hole 13 penetrating each circuit conductor 3B portion of the insulating substrates 1A and 1B.
It is a fastener for a large current (100 A to 500 A) for caulking, which is attached to a normal printed wiring board through hole. Two caulking fasteners passing through the insulating substrate 1B are connected by the circuit conductor 3C.

【0061】また、ここでも絶縁基板1A,1Bに形成
された回路導体3Bのパターン形状の打ち抜き溝9に、
その打ち抜き溝9の深さと同程度の厚さと形状を持つ回
路導体3Bを挿入して、その回路導体3Bを挿入した上
記絶縁基板1A,1Bをプリプレグシート7上に積層
し、さらに続いてこれらの絶縁基板1A,1Bとプリプ
レグシート7とを加熱,加圧して回路導体3Bを絶縁基
板1A,1B内に埋め込んでそれぞれ片面回路基板Qが
形成される。
Also here, in the pattern-shaped punching groove 9 of the circuit conductor 3B formed on the insulating substrates 1A and 1B,
A circuit conductor 3B having a thickness and a shape similar to the depth of the punched groove 9 is inserted, the insulating substrates 1A and 1B in which the circuit conductor 3B is inserted are laminated on the prepreg sheet 7, and then these The insulating substrates 1A, 1B and the prepreg sheet 7 are heated and pressed to embed the circuit conductors 3B in the insulating substrates 1A, 1B to form the single-sided circuit boards Q, respectively.

【0062】そして、この回路基板1A,1Bに上記フ
ァスナ12をカシメて、それぞれのファスナ12を接続
することによって、大電流を絶縁基板1A側から絶縁基
板1B側、あるいはその逆に通電することができる。
By caulking the fasteners 12 to the circuit boards 1A and 1B and connecting the fasteners 12 to each other, a large current can be passed from the insulating board 1A side to the insulating board 1B side or vice versa. it can.

【0063】ここで、絶縁基板1Aと絶縁基板1Bとは
ファスナ12を介してねじ止め等の方法で固定される。
Here, the insulating substrate 1A and the insulating substrate 1B are fixed via the fasteners 12 by a method such as screwing.

【0064】この参考例の回路基板の製造方法によれ
ば、絶縁基板1A,1Bを複数枚同じ方向に一定間隔で
並べて固定し、必要な回路導体間をファスナ12で連結
するため、放熱性に優れ、片面回路基板Qがそれぞれ独
立して分解しやすく、また組み立てやすい。
According to the method for manufacturing a circuit board of this reference example, a plurality of insulating boards 1A and 1B are arranged and fixed in the same direction at regular intervals, and the necessary circuit conductors are connected by the fasteners 12, so that heat dissipation is improved. Excellent, the single-sided circuit boards Q are easily disassembled independently of each other, and are easy to assemble.

【0065】参考例6. 図10はこの発明の参考例6による回路基板を示す断面
図である。図において、11は絶縁フィルム、15,1
5はこの絶縁フィルム11と上下各1枚の絶縁基板の間
の間隙である。なお、絶縁基板1A,1Bからなる両面
回路基板Rは、参考例4で得たものと同じものを使用し
た。この参考例では、複数の両面回路基板Rの間に絶縁
性の高い絶縁フィルム11を位置させてこれらを一定の
間隙15をおいて組み合わせてある。
Reference Example 6. FIG. 10 is a sectional view showing a circuit board according to Reference Example 6 of the present invention. In the figure, 11 is an insulating film, and 15 and 1.
Reference numeral 5 denotes a gap between the insulating film 11 and the upper and lower insulating substrates. The double-sided circuit board R composed of the insulating boards 1A and 1B was the same as that obtained in Reference Example 4 . In this reference example , an insulating film 11 having a high insulating property is positioned between a plurality of double-sided circuit boards R and they are combined with a certain gap 15 therebetween.

【0066】まず、絶縁基板1A,1Bに形成された回
路導体31,32のパターン形状の打ち抜き溝1c,1
dに、その打ち抜き溝1c,1dの深さと同程度の厚さ
と形状を持つ回路導体31,32をそれぞれ挿入する。
First, the punching grooves 1c, 1 of the pattern shape of the circuit conductors 31, 32 formed on the insulating substrates 1A, 1B.
The circuit conductors 31 and 32 having the same thickness and shape as the depths of the punched grooves 1c and 1d are inserted in d.

【0067】また、この回路導体31,32を挿入した
上記絶縁基板1A,1Bをプリプレグシート7を挟むよ
うに積層し、さらに上記各絶縁基板1A,1Bとプリプ
レグシート7とを加熱,加圧して回路導体31,32を
絶縁基板1A,1B内に埋め込む。
The insulating substrates 1A and 1B in which the circuit conductors 31 and 32 are inserted are laminated so as to sandwich the prepreg sheet 7, and the insulating substrates 1A and 1B and the prepreg sheet 7 are heated and pressed. The circuit conductors 31 and 32 are embedded in the insulating substrates 1A and 1B.

【0068】すなわち、回路導体32が外方に臨む側を
下にした絶縁基板1Aの上にプリプレグシート7を重
ね、この上に回路導体31が外方に臨む側を上にして別
の絶縁基板1Bを積層することで、両面回路基板を形成
することができる。
That is, the prepreg sheet 7 is laid on the insulating substrate 1A with the side where the circuit conductor 32 faces the outside facing downward, and another insulating substrate is placed on this side with the side where the circuit conductor 31 faces the outside facing upward. By laminating 1B, a double-sided circuit board can be formed.

【0069】そして、このようにして形成した両面回路
基板Rを形成し、これらの複数枚をそれぞれ絶縁フィル
ム11を介して一定間隙をおいて並べ、必要とする回路
導体31,32間を上記参考例5と同様のファスナ(図
示しない)で連結することで、回路がそれぞれ独立して
分解しやすく、また組み立てやすい放熱性の良好な回路
基板を形成できる。また、絶縁フィルム11を絶縁基板
1A,1B間に配置しているので層間の絶縁特性が優れ
たものとなる。
[0069] Then, in this way to form a double-sided circuit board R which is formed by, arranged at a constant gap these plurality respectively through the insulating film 11, the between circuit conductors 31 and 32 which require reference By connecting with the same fasteners (not shown) as in Example 5 , it is possible to form a circuit board with good heat dissipation that is easy to assemble and assemble independently. Further, since the insulating film 11 is arranged between the insulating substrates 1A and 1B, the insulating property between layers becomes excellent.

【0070】[0070]

【発明の効果】以上のように、請求項1の発明によれ
ば、絶縁基板に対し回路導体のパターン形状の打ち抜き
溝を形成し、該打ち抜き溝にこれの深さより薄い回路導
体とその深さからその回路導体の厚さを減じた離型性の
よいダミー板を挿入した後、上記絶縁基板をプリプレグ
シート上に積層してこれらの積層体を加熱,加圧するこ
とにより上記回路導体を上記絶縁基板内に埋め込み、続
いて上記ダミー板を除去するように構成したので、ダミ
ー板を用いて回 路導体部分を絶縁基板と同じ厚さにする
ことで、絶縁基板とプリプレグシートとの加熱,加圧を
可能にし、この加熱,加圧後に上記ダミー板を取り除く
ことで、絶縁基板内での回路導体間の十分な沿面距離を
確保し、絶縁性が確保できる効果がある。
As described above, according to the first aspect of the invention, the pattern shape of the circuit conductor is punched out from the insulating substrate.
A groove is formed and a circuit conductor thinner than this depth is formed in the punching groove.
The releasability of the body and its depth minus the thickness of the circuit conductor
After inserting a good dummy board, prepreg the insulating board
Laminate on a sheet and heat and pressurize these laminates.
By embedding the circuit conductor in the insulating substrate,
Since it was configured to remove the dummy plate above,
The circuitry conductive portions to the same thickness as the insulating substrate by using a chromatography plate
By doing so, heating and pressurizing the insulating substrate and the prepreg sheet
Enable and remove the dummy plate after heating and pressing
This ensures a sufficient creepage distance between circuit conductors in the insulating substrate.
It has the effect of ensuring the insulation property.

【0071】請求項2の発明によれば、絶縁基板に対し
回路導体のパターン形状の打ち抜き溝を形成し、該打ち
抜き溝にこれの深さより厚い回路導体を挿入し、該回路
導体が上記絶縁基板からはみ出した部分に、この部分の
厚さに等しい離型性のよいダミー板の打ち抜き溝をかぶ
せた後、このかぶせた側とは反対側の上記絶縁基板面に
プリプレグシートを積層して、これらを共に加熱,加圧
することで上記回路導体の一部を上記絶縁基板内に埋め
込み、さらに上記ダミー板を除去するように構成したの
で、回路導体の一部を絶縁基板上に露出させることがで
きるものが得られる効果がある。
According to the second aspect of the present invention, a punching groove having a pattern shape of the circuit conductor is formed in the insulating substrate, and a circuit conductor thicker than the depth thereof is inserted into the punching groove. After covering the protruding part with a punching groove of a dummy plate having a good releasability equal to the thickness of this part, laminate a prepreg sheet on the surface of the insulating substrate opposite to the covered side, and Since a part of the circuit conductor is embedded in the insulating substrate and the dummy plate is removed by heating and pressing together, the part of the circuit conductor can be exposed on the insulating substrate. There is an effect that can be obtained.

【図面の簡単な説明】[Brief description of drawings]

【図1】 この発明の比較例1による回路基板を示す断
面図である。
FIG. 1 is a sectional view showing a circuit board according to Comparative Example 1 of the present invention.

【図2】 図1における大電流回路の打ち抜き溝が形成
された絶縁基板を示す平面図である。
FIG. 2 is a plan view showing an insulating substrate in which a punching groove of the large current circuit in FIG. 1 is formed.

【図3】 図2における打ち抜き溝に大電流用の回路導
体が挿入される状況を示す平面図である。
FIG. 3 is a plan view showing a situation in which a circuit conductor for large current is inserted into a punching groove in FIG.

【図4】 この発明の比較例2による回路基板を示す断
面図である。
FIG. 4 is a sectional view showing a circuit board according to Comparative Example 2 of the present invention.

【図5】 この発明の実施例1による回路基板の製造方
法を示す工程図である。
FIG. 5 is a process drawing showing the method of manufacturing the circuit board according to the first embodiment of the present invention.

【図6】 この発明の実施例2による回路基板の製造方
法を示す工程図である。
FIG. 6 is a process drawing showing a method of manufacturing a circuit board according to a second embodiment of the present invention.

【図7】 この発明の比較例3による回路基板の製造方
法を示す工程図である。
FIG. 7 is a process drawing showing a method of manufacturing a circuit board according to a comparative example 3 of the present invention.

【図8】 この発明の比較例4による回路基板を示す断
面図である。
FIG. 8 is a sectional view showing a circuit board according to a comparative example 4 of the present invention.

【図9】 この発明の比較例5による回路基板を示す断
面図である。
FIG. 9 is a sectional view showing a circuit board according to Comparative Example 5 of the present invention.

【図10】 この発明の比較例6による回路基板を示す
断面図である。
FIG. 10 is a sectional view showing a circuit board according to Comparative Example 6 of the present invention.

【図11】 従来の回路基板を一部破断して示す平面図
である。
FIG. 11 is a plan view showing a conventional circuit board partially broken away.

【図12】 図11における回路基板を示す断面図であ
12 is a cross-sectional view showing the circuit board in FIG.

【図13】 従来の他の回路基板を示す断面図である。FIG. 13 is a cross-sectional view showing another conventional circuit board.

【符号の説明】[Explanation of symbols]

1A〜1D 絶縁基板、3,3A,3B,3C,31,
32 回路導体、7 プリプレグシート、9,10a
打ち抜き溝、10,10A ダミー板、11 絶縁フィ
ルム、12 ファスナ、15 間隙、P,Q 片面回路
基板、R 両面回路基板。
1A-1D insulating substrate, 3, 3A, 3B, 3C, 31,
32 circuit conductors, 7 prepreg sheets, 9, 10a
Punching groove, 10, 10A dummy plate, 11 insulating film, 12 fastener, 15 gap, P, Q single-sided circuit board, R double-sided circuit board.

───────────────────────────────────────────────────── フロントページの続き (72)発明者 木村 敏文 東京都千代田区丸の内二丁目2番3号 三菱電機株式会社内 (56)参考文献 特開 平6−291434(JP,A) 特開 平5−136579(JP,A) 特開 平6−169147(JP,A) 特開 平3−21095(JP,A) (58)調査した分野(Int.Cl.7,DB名) H05K 1/02 H05K 3/20 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Toshifumi Kimura 2-3-2 Marunouchi, Chiyoda-ku, Tokyo Mitsubishi Electric Corporation (56) Reference JP-A-6-291434 (JP, A) JP-A-5 -136579 (JP, A) JP-A-6-169147 (JP, A) JP-A-3-21095 (JP, A) (58) Fields investigated (Int.Cl. 7 , DB name) H05K 1/02 H05K 3/20

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 絶縁基板に対し回路導体のパターン形状
の打ち抜き溝を形成し、該打ち抜き溝にこれの深さより
薄い回路導体とその深さからその回路導体の厚さを減じ
た離型性のよいダミー板を挿入した後、上記絶縁基板を
プリプレグシート上に積層してこれらを共に加熱,加圧
することにより上記回路導体を上記絶縁基板内に埋め込
み、続いて上記ダミー板を上記打ち抜き溝から除去する
回路基板の製造方法。
1. A pattern conductor punching groove is formed on an insulating substrate, a circuit conductor thinner than the depth of the punching groove is formed in the punching groove, and the thickness of the circuit conductor is reduced from the depth of the punching groove. After inserting a good dummy plate, the insulating substrate is laminated on a prepreg sheet, and the circuit conductor is embedded in the insulating substrate by heating and pressing them together, and then the dummy plate is removed from the punching groove. Circuit board manufacturing method.
【請求項2】 絶縁基板に対し回路導体のパターン形状
の打ち抜き溝を形成し、該打ち抜き溝にこれの深さより
厚い回路導体を挿入し、該回路導体が上記絶縁基板から
はみ出した部分に、この部分の厚さに等しい離型性のよ
いダミー板の打ち抜き溝をかぶせた後、このかぶせた側
とは反対側の上記絶縁基板面にプリプレグシートを積層
してこれらを共に加熱,加圧することにより上記回路導
体の一部を上記絶縁基板内に埋め込み、続いて上記ダミ
ー板を上記回路導体から除去する回路基板の製造方法。
2. A punching groove having a pattern shape of a circuit conductor is formed on an insulating substrate, a circuit conductor having a thickness larger than the depth of the punching groove is inserted into the punching groove, and the circuit conductor is formed at a portion protruding from the insulating substrate. After covering with a punching groove of a dummy plate having a good releasability equal to the thickness of the part, by laminating a prepreg sheet on the surface of the insulating substrate on the side opposite to this covering side and heating and pressing them together, A method of manufacturing a circuit board, wherein a part of the circuit conductor is embedded in the insulating substrate, and then the dummy plate is removed from the circuit conductor.
JP19773795A 1995-08-02 1995-08-02 Circuit board manufacturing method Expired - Lifetime JP3509315B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19773795A JP3509315B2 (en) 1995-08-02 1995-08-02 Circuit board manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19773795A JP3509315B2 (en) 1995-08-02 1995-08-02 Circuit board manufacturing method

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2003327737A Division JP2004007010A (en) 2003-09-19 2003-09-19 Circuit board and its producing method

Publications (2)

Publication Number Publication Date
JPH0946007A JPH0946007A (en) 1997-02-14
JP3509315B2 true JP3509315B2 (en) 2004-03-22

Family

ID=16379508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19773795A Expired - Lifetime JP3509315B2 (en) 1995-08-02 1995-08-02 Circuit board manufacturing method

Country Status (1)

Country Link
JP (1) JP3509315B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10328285A1 (en) * 2003-06-23 2005-02-10 Korsten & Goossens Ohg circuit board
JP2007115983A (en) * 2005-10-21 2007-05-10 Shin Kobe Electric Mach Co Ltd Wiring board
CN107846784B (en) * 2017-10-19 2020-04-28 广东工业大学 Manufacturing method of high-density embedded circuit

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0321095A (en) * 1989-06-19 1991-01-29 Furukawa Electric Co Ltd:The Manufacturing method for large electric current circuit substrate
JP2887424B2 (en) * 1991-09-30 1999-04-26 株式会社ワイエヌエス Method of connecting multi-layer electronic board and connector
JPH06169147A (en) * 1992-11-30 1994-06-14 Mitsubishi Plastics Ind Ltd Metal base circuit board and manufacture thereof
JPH06291434A (en) * 1993-03-31 1994-10-18 Mitsubishi Plastics Ind Ltd Metallic laminated substrate and manufacture thereof

Also Published As

Publication number Publication date
JPH0946007A (en) 1997-02-14

Similar Documents

Publication Publication Date Title
JP4334996B2 (en) SUBSTRATE FOR MULTILAYER WIRING BOARD, DOUBLE WIRE WIRING BOARD AND METHOD FOR PRODUCING THEM
JP4756710B2 (en) Bending type rigid printed wiring board and manufacturing method thereof
US5315072A (en) Printed wiring board having blind holes
US20090314522A1 (en) Printed Circuit Board With Additional Functional Elements, Method of Production and Use
EP0430157B1 (en) Composite circuit board and manufacturing method of the same
KR20120032514A (en) Method for producing a printed circuit board consisting of at least two printed circuit board regions, and printed circuit board
JPH05198946A (en) Manufacture of multilayer printed circuit board
US6831235B1 (en) Printed-circuit board, multilayer printed-circuit board and method of manufacture thereof
JP3509315B2 (en) Circuit board manufacturing method
JPH10200258A (en) Manufacture of mulitlayer printed wiring board
JP3481663B2 (en) Circuit board and method of manufacturing the same
JP2000261152A (en) Printed wiring board assembly
JP3414653B2 (en) Method of manufacturing multilayer substrate and multilayer substrate
JP2004007010A (en) Circuit board and its producing method
WO2006016474A1 (en) Method for manufacturing multilayer flex rigid wiring board
JP3049972B2 (en) Multilayer wiring board
JPH0720937Y2 (en) Composite circuit board
JPS63246897A (en) Manufacture of metal base double-layer interconnection board
JPS6247199A (en) Manufacture of inner layer circuit board for multilayer circuit board
JP2918627B2 (en) Metal-based multilayer wiring board
JPS60236280A (en) Plate for circuit
JP2000357857A (en) Manufacture of printed wiring board
JP2534355B2 (en) High current circuit board manufacturing method
JPS63246896A (en) Manufacture of metal base multulayer interconnection board
JP2007311723A (en) Multi-layer circuit board

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20031209

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20031222

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080109

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090109

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100109

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100109

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110109

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120109

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130109

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130109

Year of fee payment: 9

EXPY Cancellation because of completion of term