JPH07201771A - ポリシリコン層を原位置で均一にドープする方法 - Google Patents

ポリシリコン層を原位置で均一にドープする方法

Info

Publication number
JPH07201771A
JPH07201771A JP6231998A JP23199894A JPH07201771A JP H07201771 A JPH07201771 A JP H07201771A JP 6231998 A JP6231998 A JP 6231998A JP 23199894 A JP23199894 A JP 23199894A JP H07201771 A JPH07201771 A JP H07201771A
Authority
JP
Japan
Prior art keywords
polysilicon layer
layer
doped
undoped
dopant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6231998A
Other languages
English (en)
Japanese (ja)
Inventor
Rick L Wise
エル．ワイズ リック
Clark D Johnston
ディー．ジョンストン クラーク
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPH07201771A publication Critical patent/JPH07201771A/ja
Pending legal-status Critical Current

Links

Classifications

    • H10P32/302—
    • H10P32/00—

Landscapes

  • Recrystallisation Techniques (AREA)
  • Electrodes Of Semiconductors (AREA)
JP6231998A 1993-08-20 1994-08-22 ポリシリコン層を原位置で均一にドープする方法 Pending JPH07201771A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10977393A 1993-08-20 1993-08-20
US109773 1993-08-20

Publications (1)

Publication Number Publication Date
JPH07201771A true JPH07201771A (ja) 1995-08-04

Family

ID=22329485

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6231998A Pending JPH07201771A (ja) 1993-08-20 1994-08-22 ポリシリコン層を原位置で均一にドープする方法

Country Status (4)

Country Link
EP (1) EP0639856A1 (OSRAM)
JP (1) JPH07201771A (OSRAM)
KR (1) KR950006974A (OSRAM)
TW (1) TW243534B (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017017323A (ja) * 2015-06-30 2017-01-19 エルジー エレクトロニクス インコーポレイティド 太陽電池及びその製造方法

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5792700A (en) * 1996-05-31 1998-08-11 Micron Technology, Inc. Semiconductor processing method for providing large grain polysilicon films
JPH10247725A (ja) 1997-03-05 1998-09-14 Mitsubishi Electric Corp 半導体装置およびその製造方法
DE69739202D1 (de) * 1997-11-14 2009-02-26 St Microelectronics Srl Verfahren zur Abscheidung von in-situ dotierten Polysilizium-Schichten
CN104103699A (zh) 2013-04-03 2014-10-15 Lg电子株式会社 太阳能电池
KR102219804B1 (ko) 2014-11-04 2021-02-24 엘지전자 주식회사 태양 전지 및 그의 제조 방법
US9722104B2 (en) 2014-11-28 2017-08-01 Lg Electronics Inc. Solar cell and method for manufacturing the same

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59138332A (ja) * 1983-01-28 1984-08-08 Seiko Instr & Electronics Ltd 半導体装置の製造方法
DE69125215T2 (de) * 1990-07-16 1997-08-28 Applied Materials Inc Verfahren zur Abscheidung einer hochdotierten Polysiliciumschicht auf eine stufenförmige Halbleiterwaferfläche, welches verbesserte Stufenbeschichtung liefert

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017017323A (ja) * 2015-06-30 2017-01-19 エルジー エレクトロニクス インコーポレイティド 太陽電池及びその製造方法

Also Published As

Publication number Publication date
KR950006974A (ko) 1995-03-21
EP0639856A1 (en) 1995-02-22
TW243534B (OSRAM) 1995-03-21

Similar Documents

Publication Publication Date Title
US6391749B1 (en) Selective epitaxial growth method in semiconductor device
US5925574A (en) Method of producing a bipolar transistor
US5634974A (en) Method for forming hemispherical grained silicon
US5869389A (en) Semiconductor processing method of providing a doped polysilicon layer
JP4117914B2 (ja) 半導体層中のドーパント拡散制御プロセス及びそれにより形成された半導体層
US5792700A (en) Semiconductor processing method for providing large grain polysilicon films
US5670793A (en) Semiconductor device having a polycrystalline silicon film with crystal grains having a uniform orientation
US5366922A (en) Method for producing CMOS transistor
US5332689A (en) Method for depositing low bulk resistivity doped films
JPH07201771A (ja) ポリシリコン層を原位置で均一にドープする方法
US4818711A (en) High quality oxide on an ion implanted polysilicon surface
JPH03173420A (ja) 半導体内壁に対する不純物の注入方法
US5491107A (en) Semiconductor processing method for providing large grain polysilicon films
US6410434B1 (en) Method and apparatus for formation of in-situ doped amorphous semiconductor film
JP3806410B2 (ja) 半導体デバイスの製造方法及び半導体製造装置
JP2602375B2 (ja) 半導体ウェーハの段のある表面にドープされたポリシリコン層を形成する製法
EP4174209A1 (en) Method of forming a doped polysilicon layer
US5874352A (en) Method of producing MIS transistors having a gate electrode of matched conductivity type
GB2326648A (en) Growth of polycrystalline silicon film by raising temperature during deposition
KR950002173B1 (ko) 반도체 장치의 폴리실리콘 증착방법
JP3263058B2 (ja) 半導体内壁に対する不純物の注入方法
KR102094681B1 (ko) iCVD 공정을 이용한 반도체 구조체의 도핑방법
JPH05291134A (ja) エピタキシャル層の形成方法
CN116469756A (zh) 一种掺杂结构的制备方法和半导体结构
KR20000026143A (ko) 다결정실리콘 박막의 형성 방법