JPH0715318A - 断熱的ダイナミック非反転回路 - Google Patents
断熱的ダイナミック非反転回路Info
- Publication number
- JPH0715318A JPH0715318A JP6136634A JP13663494A JPH0715318A JP H0715318 A JPH0715318 A JP H0715318A JP 6136634 A JP6136634 A JP 6136634A JP 13663494 A JP13663494 A JP 13663494A JP H0715318 A JPH0715318 A JP H0715318A
- Authority
- JP
- Japan
- Prior art keywords
- node
- clock
- input
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000008859 change Effects 0.000 claims description 16
- 230000010363 phase shift Effects 0.000 claims description 3
- 230000000737 periodic effect Effects 0.000 claims description 2
- 230000002829 reductive effect Effects 0.000 abstract description 3
- 239000012071 phase Substances 0.000 description 41
- 238000010586 diagram Methods 0.000 description 29
- 238000011156 evaluation Methods 0.000 description 23
- 230000007704 transition Effects 0.000 description 16
- 238000005265 energy consumption Methods 0.000 description 9
- 230000003111 delayed effect Effects 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000003068 static effect Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000007599 discharging Methods 0.000 description 3
- 230000002441 reversible effect Effects 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 239000012073 inactive phase Substances 0.000 description 2
- 230000002427 irreversible effect Effects 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 101150073536 FET3 gene Proteins 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005293 physical law Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0019—Arrangements for reducing power consumption by energy recovery or adiabatic operation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US069944 | 1993-05-28 | ||
| US08/069,944 US5477164A (en) | 1993-05-28 | 1993-05-28 | Adiabatic dynamic noninverting circuitry |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0715318A true JPH0715318A (ja) | 1995-01-17 |
Family
ID=22092166
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6136634A Pending JPH0715318A (ja) | 1993-05-28 | 1994-05-27 | 断熱的ダイナミック非反転回路 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5477164A (enExample) |
| EP (1) | EP0626759A3 (enExample) |
| JP (1) | JPH0715318A (enExample) |
| KR (1) | KR940027317A (enExample) |
| CA (1) | CA2122805A1 (enExample) |
| IL (1) | IL109798A (enExample) |
| TW (1) | TW267276B (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8258771B2 (en) | 2009-11-20 | 2012-09-04 | Seiko Epson Corporation | Circuit device, electronic apparatus, and power supply method |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08148982A (ja) * | 1994-11-21 | 1996-06-07 | Yamaha Corp | 半導体集積回路 |
| US5670899A (en) * | 1994-11-21 | 1997-09-23 | Yamaha Corporation | Logic circuit controlled by a plurality of clock signals |
| US5757205A (en) * | 1996-07-22 | 1998-05-26 | International Business Machines Corporation | Power-saving dynamic circuit |
| US6018621A (en) * | 1996-12-09 | 2000-01-25 | International Business Machines Corporation | Identifying an optimizable logic region in a logic network |
| US6035110A (en) * | 1996-12-09 | 2000-03-07 | International Business Machines Corporation | Identifying candidate nodes for phase assignment in a logic network |
| US5903467A (en) * | 1996-12-10 | 1999-05-11 | International Business Machines Corporation | Selecting phase assignments for candidate nodes in a logic network |
| FR2796224B1 (fr) * | 1999-07-08 | 2001-09-07 | Suisse Electronique Microtech | Circuit logique adiabatique |
| US7005893B1 (en) * | 1999-07-19 | 2006-02-28 | University Of Southern California | High-performance clock-powered logic |
| GB2505467A (en) * | 2012-08-31 | 2014-03-05 | Ibm | Dynamic logic gate comprising a nano-electro-mechanical switch |
| GB201215512D0 (en) | 2012-08-31 | 2012-10-17 | Ibm | Four terminal nano-electromechanical switch with a single mechanical contact |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3621292A (en) * | 1969-11-24 | 1971-11-16 | Shell Oil Co | Pulsed substrate transistor inverter |
| US4716312A (en) * | 1985-05-07 | 1987-12-29 | California Institute Of Technology | CMOS logic circuit |
-
1993
- 1993-05-28 US US08/069,944 patent/US5477164A/en not_active Expired - Lifetime
-
1994
- 1994-05-03 CA CA002122805A patent/CA2122805A1/en not_active Abandoned
- 1994-05-18 EP EP94303536A patent/EP0626759A3/en not_active Withdrawn
- 1994-05-26 IL IL109798A patent/IL109798A/xx active IP Right Grant
- 1994-05-27 KR KR1019940011631A patent/KR940027317A/ko not_active Withdrawn
- 1994-05-27 JP JP6136634A patent/JPH0715318A/ja active Pending
- 1994-07-22 TW TW083106740A patent/TW267276B/zh active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8258771B2 (en) | 2009-11-20 | 2012-09-04 | Seiko Epson Corporation | Circuit device, electronic apparatus, and power supply method |
Also Published As
| Publication number | Publication date |
|---|---|
| KR940027317A (ko) | 1994-12-10 |
| IL109798A (en) | 1997-04-15 |
| IL109798A0 (en) | 1994-08-26 |
| EP0626759A2 (en) | 1994-11-30 |
| EP0626759A3 (en) | 1995-12-20 |
| TW267276B (enExample) | 1996-01-01 |
| US5477164A (en) | 1995-12-19 |
| CA2122805A1 (en) | 1994-11-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5903170A (en) | Digital logic design using negative differential resistance diodes and field-effect transistors | |
| US4874971A (en) | Edge-sensitive dynamic switch | |
| JPH0715319A (ja) | 断熱的ダイナミック予備充電ブースト回路 | |
| EP0254212B1 (en) | Mos semiconductor circuit | |
| US5473269A (en) | Adiabatic dynamic logic | |
| KR100197188B1 (ko) | 고내압회로 및 전압레벨 변환회로 | |
| US5521538A (en) | Adiabatic logic | |
| EP0676865B1 (en) | Low-power-dissipation CMOS circuits | |
| US5300823A (en) | Internal voltage dropping circuit for semiconductor device | |
| US5517145A (en) | CMOS toggle flip-flop using adiabatic switching | |
| JPH035692B2 (enExample) | ||
| US4045688A (en) | Power-on reset circuit | |
| US5202588A (en) | Substrate bias circuit | |
| JPH0282713A (ja) | スイッチング補助回路 | |
| JPH0715318A (ja) | 断熱的ダイナミック非反転回路 | |
| US4472645A (en) | Clock circuit for generating non-overlapping pulses | |
| JP3312551B2 (ja) | レベルシフト回路 | |
| US4129793A (en) | High speed true/complement driver | |
| JPH0637601A (ja) | 低電力消費のスタチックなエッジトリガされたdフリップ−フロップ | |
| US6265897B1 (en) | Contention based logic gate driving a latch and driven by pulsed clock | |
| GB1597777A (en) | True/complement driver | |
| JPH06152341A (ja) | バッファリング回路 | |
| JPH07336206A (ja) | 論理回路 | |
| JPH07231252A (ja) | レベルシフト回路 | |
| US3748498A (en) | Low voltage quasi static flip-flop |