JPH069508Y2 - 多電源素子用パツケージ - Google Patents

多電源素子用パツケージ

Info

Publication number
JPH069508Y2
JPH069508Y2 JP1988119029U JP11902988U JPH069508Y2 JP H069508 Y2 JPH069508 Y2 JP H069508Y2 JP 1988119029 U JP1988119029 U JP 1988119029U JP 11902988 U JP11902988 U JP 11902988U JP H069508 Y2 JPH069508 Y2 JP H069508Y2
Authority
JP
Japan
Prior art keywords
power supply
package
substrate
lead frame
ceramic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1988119029U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0241430U (en, 2012
Inventor
貴雄 前田
正策 山中
寛彦 井原
貴稔 瀧川
正晴 安原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP1988119029U priority Critical patent/JPH069508Y2/ja
Publication of JPH0241430U publication Critical patent/JPH0241430U/ja
Application granted granted Critical
Publication of JPH069508Y2 publication Critical patent/JPH069508Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1988119029U 1988-09-09 1988-09-09 多電源素子用パツケージ Expired - Lifetime JPH069508Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988119029U JPH069508Y2 (ja) 1988-09-09 1988-09-09 多電源素子用パツケージ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988119029U JPH069508Y2 (ja) 1988-09-09 1988-09-09 多電源素子用パツケージ

Publications (2)

Publication Number Publication Date
JPH0241430U JPH0241430U (en, 2012) 1990-03-22
JPH069508Y2 true JPH069508Y2 (ja) 1994-03-09

Family

ID=31363903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988119029U Expired - Lifetime JPH069508Y2 (ja) 1988-09-09 1988-09-09 多電源素子用パツケージ

Country Status (1)

Country Link
JP (1) JPH069508Y2 (en, 2012)

Also Published As

Publication number Publication date
JPH0241430U (en, 2012) 1990-03-22

Similar Documents

Publication Publication Date Title
US6285075B1 (en) Integrated circuit package with bonding planes on a ceramic ring using an adhesive assembly
JPH09307051A (ja) 樹脂封止型半導体装置及びその製造方法
JPH07231069A (ja) 半導体装置及びその製造方法及びこれに使用されるリードフレーム
JPH069508Y2 (ja) 多電源素子用パツケージ
JPH0625007Y2 (ja) 多電源素子用パツケージ
JPH0831490B2 (ja) ガラス封止型セラミックパッケージ
JPH0638426Y2 (ja) 多電源素子用パッケージ
JP2620611B2 (ja) 電子部品搭載用基板
JPH0622985Y2 (ja) 多電源素子用パッケージ
JPH0622984Y2 (ja) 多電源素子用パッケージ
JPS6130742B2 (en, 2012)
JPH04144162A (ja) 半導体装置
JPH10275879A (ja) 半導体パッケージ
JPH0333068Y2 (en, 2012)
JPS6384124A (ja) 半導体装置
JP3541751B2 (ja) リードフレームとそれを用いた樹脂封止型半導体装置およびその製造方法
JPH07221211A (ja) 半導体装置
JPH03276788A (ja) 集積回路搭載用セラミックス基板
JP2000216306A (ja) 半導体装置
JPH08306849A (ja) 放熱部材及び該放熱部材を備えた半導体装置
JPS6125248Y2 (en, 2012)
JPH05343563A (ja) セラミックパッケージ
JPH01184895A (ja) レーザダイオード・チップキャリア
JPH0574987A (ja) 半導体装置
JPS61150251A (ja) 半導体装置