JPH06318682A - 集積回路 - Google Patents

集積回路

Info

Publication number
JPH06318682A
JPH06318682A JP6006698A JP669894A JPH06318682A JP H06318682 A JPH06318682 A JP H06318682A JP 6006698 A JP6006698 A JP 6006698A JP 669894 A JP669894 A JP 669894A JP H06318682 A JPH06318682 A JP H06318682A
Authority
JP
Japan
Prior art keywords
conductor
layer
substrate
edge
patterned
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6006698A
Other languages
English (en)
Japanese (ja)
Inventor
Lee Kuo-Fa
リー クオ−フア
Chen-Hua Douglas Yu
ダグラス ユー チェン−フア
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
American Telephone and Telegraph Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone and Telegraph Co Inc filed Critical American Telephone and Telegraph Co Inc
Publication of JPH06318682A publication Critical patent/JPH06318682A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/064—Manufacture or treatment of conductive parts of the interconnections by modifying the conductivity of conductive parts, e.g. by alloying
    • H10W20/066—Manufacture or treatment of conductive parts of the interconnections by modifying the conductivity of conductive parts, e.g. by alloying by forming silicides of refractory metals
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
    • H10D64/0112—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors using conductive layers comprising silicides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
    • H10D64/0113—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors the conductive layers comprising highly doped semiconductor materials, e.g. polysilicon layers or amorphous silicon layers

Landscapes

  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
JP6006698A 1993-01-26 1994-01-26 集積回路 Pending JPH06318682A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US98721393A 1993-01-26 1993-01-26
US987213 1993-01-26

Publications (1)

Publication Number Publication Date
JPH06318682A true JPH06318682A (ja) 1994-11-15

Family

ID=25533110

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6006698A Pending JPH06318682A (ja) 1993-01-26 1994-01-26 集積回路

Country Status (7)

Country Link
US (1) US5654240A (https=)
EP (1) EP0609014B1 (https=)
JP (1) JPH06318682A (https=)
KR (1) KR100311059B1 (https=)
DE (1) DE69413861T2 (https=)
ES (1) ES2122158T3 (https=)
TW (1) TW230266B (https=)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5843815A (en) * 1997-01-15 1998-12-01 Taiwan Semiconductor Manufacturing Company, Ltd. Method for fabricating a MOSFET device, for an SRAM cell, using a self-aligned ion implanted halo region
US6063676A (en) * 1997-06-09 2000-05-16 Integrated Device Technology, Inc. Mosfet with raised source and drain regions
US6562724B1 (en) * 1997-06-09 2003-05-13 Texas Instruments Incorporated Self-aligned stack formation
US6043129A (en) * 1997-06-09 2000-03-28 Integrated Device Technology, Inc. High density MOSFET with raised source and drain regions
US5949143A (en) * 1998-01-22 1999-09-07 Advanced Micro Devices, Inc. Semiconductor interconnect structure with air gap for reducing intralayer capacitance in metal layers in damascene metalization process
US6103455A (en) * 1998-05-07 2000-08-15 Taiwan Semiconductor Manufacturing Company Method to form a recess free deep contact
US6117754A (en) * 1998-05-11 2000-09-12 Texas Instruments - Acer Incorporated Trench free process for SRAM with buried contact structure
US6492276B1 (en) 1998-05-29 2002-12-10 Taiwan Semiconductor Manufacturing Company Hard masking method for forming residue free oxygen containing plasma etched layer
US6019906A (en) * 1998-05-29 2000-02-01 Taiwan Semiconductor Manufacturing Company Hard masking method for forming patterned oxygen containing plasma etchable layer
US6007733A (en) * 1998-05-29 1999-12-28 Taiwan Semiconductor Manufacturing Company Hard masking method for forming oxygen containing plasma etchable layer
US6165898A (en) * 1998-10-23 2000-12-26 Taiwan Semiconductor Manufacturing Company Dual damascene patterned conductor layer formation method without etch stop layer
US6429124B1 (en) 1999-04-14 2002-08-06 Micron Technology, Inc. Local interconnect structures for integrated circuits and methods for making the same

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4288256A (en) * 1977-12-23 1981-09-08 International Business Machines Corporation Method of making FET containing stacked gates
NL186352C (nl) * 1980-08-27 1990-11-01 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting.
DE3672030D1 (de) * 1985-01-30 1990-07-19 Toshiba Kawasaki Kk Halbleitervorrichtung und methode zu deren herstellung.
US4994402A (en) * 1987-06-26 1991-02-19 Hewlett-Packard Company Method of fabricating a coplanar, self-aligned contact structure in a semiconductor device
KR900008868B1 (ko) * 1987-09-30 1990-12-11 삼성전자 주식회사 저항성 접촉을 갖는 반도체 장치의 제조방법
US5210048A (en) * 1988-10-19 1993-05-11 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device with offset transistor and method for manufacturing the same
US5110753A (en) * 1988-11-10 1992-05-05 Texas Instruments Incorporated Cross-point contact-free floating-gate memory array with silicided buried bitlines
US5162262A (en) * 1989-03-14 1992-11-10 Mitsubishi Denki Kabushiki Kaisha Multi-layered interconnection structure for a semiconductor device and manufactured method thereof
US4978637A (en) * 1989-05-31 1990-12-18 Sgs-Thomson Microelectronics, Inc. Local interconnect process for integrated circuits
US5151387A (en) * 1990-04-30 1992-09-29 Sgs-Thomson Microelectronics, Inc. Polycrystalline silicon contact structure
JPH04179239A (ja) * 1990-11-14 1992-06-25 Sony Corp 半導体装置の製造方法
US5124280A (en) * 1991-01-31 1992-06-23 Sgs-Thomson Microelectronics, Inc. Local interconnect for integrated circuits
FR2677481B1 (fr) * 1991-06-07 1993-08-20 Commissariat Energie Atomique Procede de fabrication d'une cellule de memoire non volatile et cellule de memoire obtenue.
US5149665A (en) * 1991-07-10 1992-09-22 Micron Technology, Inc. Conductive source line for high density programmable read-only memory applications
US5270240A (en) * 1991-07-10 1993-12-14 Micron Semiconductor, Inc. Four poly EPROM process and structure comprising a conductive source line structure and self-aligned polycrystalline silicon digit lines
KR940010315B1 (ko) * 1991-10-10 1994-10-22 금성 일렉트론 주식회사 반도체 소자의 미세 패턴 형성 방법
US5246883A (en) * 1992-02-06 1993-09-21 Sgs-Thomson Microelectronics, Inc. Semiconductor contact via structure and method

Also Published As

Publication number Publication date
TW230266B (https=) 1994-09-11
KR100311059B1 (ko) 2001-12-15
EP0609014A2 (en) 1994-08-03
US5654240A (en) 1997-08-05
DE69413861T2 (de) 1999-04-22
EP0609014A3 (en) 1995-01-04
DE69413861D1 (de) 1998-11-19
EP0609014B1 (en) 1998-10-14
ES2122158T3 (es) 1998-12-16

Similar Documents

Publication Publication Date Title
US5596215A (en) Method to improve buried contact resistance
KR0141195B1 (ko) 저저항 게이트전극을 갖는 반도체소자의 제조방법
US5742095A (en) Method of fabricating planar regions in an integrated circuit
US4952993A (en) Semiconductor device and manufacturing method thereof
JPH0568854B2 (https=)
JPH06318682A (ja) 集積回路
JP2000306860A (ja) 半導体装置の製造方法
US5362668A (en) Method of fabricating an BPSG-filled trend and oxidation isolation structure with a gate electrode
US6368936B1 (en) Method for forming a semiconductor integrated circuit
JP2001217200A (ja) 半導体装置の製造方法
EP0520703A1 (en) Method for forming field oxide regions
US6162721A (en) Semiconductor processing methods
US6372641B1 (en) Method of forming self-aligned via structure
US5094980A (en) Method for providing a metal-semiconductor contact
US6074923A (en) Method of fabricating metal-oxide-semiconductor transistor
US4697328A (en) Method of making hardened NMOS sub-micron field effect transistors
KR0183898B1 (ko) 반도체장치 및 이를 이용한 콘택홀 형성방법
JPH11163163A (ja) 半導体装置の製造方法
US6127717A (en) Totally self-aligned transistor with polysilicon shallow trench isolation
KR100298462B1 (ko) 반도체 소자의 제조방법
JPH1041505A (ja) 半導体装置の製造方法
JP2550302B2 (ja) 半導体装置の製造方法
US6448120B1 (en) Totally self-aligned transistor with tungsten gate
KR100209210B1 (ko) 반도체 소자의 콘택홀 형성방법
KR100367741B1 (ko) 개선된 보더리스 콘택 구조 및 그 제조방법

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20030106