JPH059957B2 - - Google Patents

Info

Publication number
JPH059957B2
JPH059957B2 JP63025913A JP2591388A JPH059957B2 JP H059957 B2 JPH059957 B2 JP H059957B2 JP 63025913 A JP63025913 A JP 63025913A JP 2591388 A JP2591388 A JP 2591388A JP H059957 B2 JPH059957 B2 JP H059957B2
Authority
JP
Japan
Prior art keywords
wiring
forming
substrate
electrical components
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63025913A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01201989A (ja
Inventor
Akira Mase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP63025913A priority Critical patent/JPH01201989A/ja
Priority to US07/303,241 priority patent/US4934045A/en
Publication of JPH01201989A publication Critical patent/JPH01201989A/ja
Priority to US07/495,758 priority patent/US5072519A/en
Priority to US07/495,757 priority patent/US5025555A/en
Publication of JPH059957B2 publication Critical patent/JPH059957B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4685—Manufacturing of cross-over conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/50—Fixed connections
    • H01R12/59—Fixed connections for flexible printed circuits, flat or ribbon cables or like structures
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0286—Programmable, customizable or modifiable circuits
    • H05K1/0287—Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns
    • H05K1/0289—Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns having a matrix lay-out, i.e. having selectively interconnectable sets of X-conductors and Y-conductors in different planes
JP63025913A 1988-02-03 1988-02-05 絶縁基板上の配線形成方法 Granted JPH01201989A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP63025913A JPH01201989A (ja) 1988-02-05 1988-02-05 絶縁基板上の配線形成方法
US07/303,241 US4934045A (en) 1988-02-05 1989-01-30 Method of producing electric circuit patterns
US07/495,758 US5072519A (en) 1988-02-03 1990-03-19 Method of producing electric circuit patterns
US07/495,757 US5025555A (en) 1988-02-05 1990-03-19 Method of producing electric circuit patterns

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63025913A JPH01201989A (ja) 1988-02-05 1988-02-05 絶縁基板上の配線形成方法

Publications (2)

Publication Number Publication Date
JPH01201989A JPH01201989A (ja) 1989-08-14
JPH059957B2 true JPH059957B2 (ko) 1993-02-08

Family

ID=12179016

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63025913A Granted JPH01201989A (ja) 1988-02-03 1988-02-05 絶縁基板上の配線形成方法

Country Status (1)

Country Link
JP (1) JPH01201989A (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100644804B1 (ko) * 1999-11-16 2006-11-13 삼성전자주식회사 액정표시장치 및 이의 조립방법

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5427957A (en) * 1977-08-03 1979-03-02 Canon Kk Multiilayer wiring
JPS582037A (ja) * 1981-06-29 1983-01-07 Oki Electric Ind Co Ltd Ｉｃ等の実装方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5427957A (en) * 1977-08-03 1979-03-02 Canon Kk Multiilayer wiring
JPS582037A (ja) * 1981-06-29 1983-01-07 Oki Electric Ind Co Ltd Ｉｃ等の実装方法

Also Published As

Publication number Publication date
JPH01201989A (ja) 1989-08-14

Similar Documents

Publication Publication Date Title
KR100520145B1 (ko) 액정표시장치의 제조방법
US5084961A (en) Method of mounting circuit on substrate and circuit substrate for use in the method
KR100321883B1 (ko) 반도체소자의실장구조및실장방법과,액정표시장치
US6940301B2 (en) Test pad array for contact resistance measuring of ACF bonds on a liquid crystal display panel
US20040159930A1 (en) Semiconductor device, method of manufacturing the same, and electronic device using the semiconductor device
JP5239428B2 (ja) 電気光学装置及び電子機器
US4934045A (en) Method of producing electric circuit patterns
JPH0793485B2 (ja) Ｉｃユニットの接続方法
JPH09260579A (ja) フレキシブル配線基板の端子構造およびそれを用いたｉｃチップの実装構造
KR920000601B1 (ko) 액정 장치 제조방법
JPH075487A (ja) 混成回路基板
JP2968139B2 (ja) パネルの実装構造
JPH059957B2 (ko)
JPH01201995A (ja) 絶縁基板上の配線形成方法
JPH01201984A (ja) 配線基板
JPH06314866A (ja) フレキシブル基板およびその接続方法
JPH01201990A (ja) 絶縁基板上の配線形成方法
JPH01201988A (ja) 配線基板
JPH01201994A (ja) 絶縁基板上の配線形成方法
JP2837521B2 (ja) 半導体集積回路装置およびその配線変更方法
JPH02311826A (ja) 液晶電気光学装置の作製方法
KR960002093B1 (ko) 집적회로를 전기장치에 전기적으로 접속시키는 방법
WO2000021135A1 (fr) Dispositif semi-conducteur et son procede de fabrication
JPS61244035A (ja) バンプ電極の接続方法
JPS6396627A (ja) 液晶装置の作製方法

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term