JPH0583932B2 - - Google Patents

Info

Publication number
JPH0583932B2
JPH0583932B2 JP1277333A JP27733389A JPH0583932B2 JP H0583932 B2 JPH0583932 B2 JP H0583932B2 JP 1277333 A JP1277333 A JP 1277333A JP 27733389 A JP27733389 A JP 27733389A JP H0583932 B2 JPH0583932 B2 JP H0583932B2
Authority
JP
Japan
Prior art keywords
instruction
data
cache
instructions
mini
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1277333A
Other languages
English (en)
Japanese (ja)
Other versions
JPH02190930A (ja
Inventor
Kuwangufuii Jen Amii
An Geiji Patorishia
Ii Nagai Agunesu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPH02190930A publication Critical patent/JPH02190930A/ja
Publication of JPH0583932B2 publication Critical patent/JPH0583932B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3816—Instruction alignment, e.g. cache line crossing
JP1277333A 1988-12-29 1989-10-26 ソフトウエア命令実行装置 Granted JPH02190930A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US29151088A 1988-12-29 1988-12-29
US291510 1988-12-29

Publications (2)

Publication Number Publication Date
JPH02190930A JPH02190930A (ja) 1990-07-26
JPH0583932B2 true JPH0583932B2 (fr) 1993-11-30

Family

ID=23120589

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1277333A Granted JPH02190930A (ja) 1988-12-29 1989-10-26 ソフトウエア命令実行装置

Country Status (4)

Country Link
US (1) US5291586A (fr)
EP (1) EP0375950B1 (fr)
JP (1) JPH02190930A (fr)
DE (1) DE68926385T2 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0650162U (ja) * 1992-12-17 1994-07-08 古河電気工業株式会社 耐雷電線

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04260929A (ja) * 1991-01-21 1992-09-16 Mitsubishi Electric Corp データ処理装置
JP3207591B2 (ja) * 1993-03-19 2001-09-10 株式会社日立製作所 キャッシュメモリを有する計算機の改良
US5740398A (en) * 1993-10-18 1998-04-14 Cyrix Corporation Program order sequencing of data in a microprocessor with write buffer
US5471598A (en) * 1993-10-18 1995-11-28 Cyrix Corporation Data dependency detection and handling in a microprocessor with write buffer
US6219773B1 (en) 1993-10-18 2001-04-17 Via-Cyrix, Inc. System and method of retiring misaligned write operands from a write buffer
US5615402A (en) * 1993-10-18 1997-03-25 Cyrix Corporation Unified write buffer having information identifying whether the address belongs to a first write operand or a second write operand having an extra wide latch
US5584009A (en) * 1993-10-18 1996-12-10 Cyrix Corporation System and method of retiring store data from a write buffer
US5542059A (en) * 1994-01-11 1996-07-30 Exponential Technology, Inc. Dual instruction set processor having a pipeline with a pipestage functional unit that is relocatable in time and sequence order
US5481684A (en) * 1994-01-11 1996-01-02 Exponential Technology, Inc. Emulating operating system calls in an alternate instruction set using a modified code segment descriptor
US5781750A (en) * 1994-01-11 1998-07-14 Exponential Technology, Inc. Dual-instruction-set architecture CPU with hidden software emulation mode
US5581717A (en) * 1994-03-01 1996-12-03 Intel Corporation Decoding circuit and method providing immediate data for a micro-operation issued from a decoder
DE69506623T2 (de) * 1994-06-03 1999-07-22 Motorola Inc Datenprozessor mit einer Ausführungseinheit zur Durchführung von Ladebefehlen und Verfahren zu seinem Betrieb
US5685009A (en) * 1994-07-20 1997-11-04 Exponential Technology, Inc. Shared floating-point registers and register port-pairing in a dual-architecture CPU
US5481693A (en) * 1994-07-20 1996-01-02 Exponential Technology, Inc. Shared register architecture for a dual-instruction-set CPU
US5781790A (en) * 1995-12-29 1998-07-14 Intel Corporation Method and apparatus for performing floating point to integer transfers and vice versa
US5896522A (en) * 1996-12-31 1999-04-20 Unisys Corporation Selective emulation interpretation using transformed instructions
US5878252A (en) * 1997-06-27 1999-03-02 Sun Microsystems, Inc. Microprocessor configured to generate help instructions for performing data cache fills
US6016532A (en) * 1997-06-27 2000-01-18 Sun Microsystems, Inc. Method for handling data cache misses using help instructions
US6035394A (en) * 1998-02-17 2000-03-07 International Business Machines Corporation System for providing high performance speculative processing of complex load/store instructions by generating primitive instructions in the load/store unit and sequencer in parallel
US7257814B1 (en) 1998-12-16 2007-08-14 Mips Technologies, Inc. Method and apparatus for implementing atomicity of memory operations in dynamic multi-streaming processors
US7020879B1 (en) * 1998-12-16 2006-03-28 Mips Technologies, Inc. Interrupt and exception handling for multi-streaming digital processors
US6389449B1 (en) * 1998-12-16 2002-05-14 Clearwater Networks, Inc. Interstream control and communications for multi-streaming digital processors
US6189082B1 (en) 1999-01-29 2001-02-13 Neomagic Corp. Burst access of registers at non-consecutive addresses using a mapping control word
US6408380B1 (en) * 1999-05-21 2002-06-18 Institute For The Development Of Emerging Architectures, L.L.C. Execution of an instruction to load two independently selected registers in a single cycle
US6820195B1 (en) * 1999-10-01 2004-11-16 Hitachi, Ltd. Aligning load/store data with big/little endian determined rotation distance control
DE19948100A1 (de) * 1999-10-06 2001-04-12 Infineon Technologies Ag Prozessorsystem
JP3669884B2 (ja) * 1999-11-11 2005-07-13 富士通株式会社 処理装置
WO2002006959A1 (fr) * 2000-07-14 2002-01-24 Clearwater Networks, Inc. Extraction et repartition d'instructions dans un systeme multifiliere
US7472259B2 (en) 2000-12-06 2008-12-30 Analog Devices, Inc. Multi-cycle instructions
US7043416B1 (en) * 2001-07-27 2006-05-09 Lsi Logic Corporation System and method for state restoration in a diagnostic module for a high-speed microprocessor
US7372928B1 (en) * 2002-11-15 2008-05-13 Cypress Semiconductor Corporation Method and system of cycle slip framing in a deserializer
US7073019B2 (en) * 2002-12-11 2006-07-04 Cypress Semiconductor Corporation Method and apparatus for assembling non-aligned packet fragments over multiple cycles
US7843922B1 (en) 2002-12-18 2010-11-30 Cypress Semiconductor Corporation Method and apparatus for separation of control and data packets
US7400620B1 (en) 2002-12-19 2008-07-15 Cypress Semiconductor Corporation Method and apparatus for handling small packets
US7324562B1 (en) 2002-12-20 2008-01-29 Cypress Semiconductor Corporation Method and apparatus for introducing differential delay between virtually concatenated tributaries
US7420975B1 (en) 2002-12-20 2008-09-02 Cypress Semiconductor Corporation Method and apparatus for a high-speed frame tagger
US7493392B1 (en) 2002-12-20 2009-02-17 Cypress Semiconductor Corporation Method and apparatus for assembly of virtually concatenated data
US7069407B1 (en) 2002-12-20 2006-06-27 Cypress Semiconductor Corporation Method and apparatus for a multi-channel high speed framer
WO2013145529A1 (fr) * 2012-03-30 2013-10-03 日本電気株式会社 Dispositif de traitement informatique, procédé de traitement informatique associé, et support de stockage sur lequel le programme de traitement informatique est stocké

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51120147A (en) * 1975-04-12 1976-10-21 Nec Corp Information processor
JPS5394739A (en) * 1977-01-14 1978-08-19 Hitachi Ltd Computer of micro program control system
JPS6240740A (ja) * 1985-08-16 1987-02-21 Fujitsu Ltd 半導体装置の絶縁物アイソレ−シヨン領域の形成方法

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1426749A (en) * 1973-06-05 1976-03-03 Burroughs Corp Micro programme data processor having parallel instruction flow streams for plural level of subinstruction sets
JPS51144142A (en) * 1975-06-06 1976-12-10 Hitachi Ltd Information processing
US4168523A (en) * 1975-11-07 1979-09-18 Ncr Corporation Data processor utilizing a two level microaddressing controller
US4199811A (en) * 1977-09-02 1980-04-22 Sperry Corporation Microprogrammable computer utilizing concurrently operating processors
US4298927A (en) * 1978-10-23 1981-11-03 International Business Machines Corporation Computer instruction prefetch circuit
US4307445A (en) * 1978-11-17 1981-12-22 Motorola, Inc. Microprogrammed control apparatus having a two-level control store for data processor
US4315308A (en) * 1978-12-21 1982-02-09 Intel Corporation Interface between a microprocessor chip and peripheral subsystems
US4325120A (en) * 1978-12-21 1982-04-13 Intel Corporation Data processing system
US4361869A (en) * 1980-01-08 1982-11-30 Honeywell Information Systems Inc. Multimode memory system using a multiword common bus for double word and single word transfer
US4319324A (en) * 1980-01-08 1982-03-09 Honeywell Information Systems Inc. Double word fetch system
US4367524A (en) * 1980-02-07 1983-01-04 Intel Corporation Microinstruction execution unit for use in a microprocessor
US4415969A (en) * 1980-02-07 1983-11-15 Intel Corporation Macroinstruction translator unit for use in a microprocessor
US4493020A (en) * 1980-05-06 1985-01-08 Burroughs Corporation Microprogrammed digital data processor employing microinstruction tasking and dynamic register allocation
US4384324A (en) * 1980-05-06 1983-05-17 Burroughs Corporation Microprogrammed digital data processing system employing tasking at a microinstruction level
US4370712A (en) * 1980-10-31 1983-01-25 Honeywell Information Systems Inc. Memory controller with address independent burst mode capability
US4438493A (en) * 1981-07-06 1984-03-20 Honeywell Information Systems Inc. Multiwork memory data storage and addressing technique and apparatus
US4472772A (en) * 1981-08-03 1984-09-18 Burroughs Corporation High speed microinstruction execution apparatus
US4491908A (en) * 1981-12-01 1985-01-01 Honeywell Information Systems Inc. Microprogrammed control of extended integer and commercial instruction processor instructions through use of a data type field in a central processor unit
HU186150B (en) * 1982-10-29 1985-06-28 Latszereszeti Eszkoezoek Gyara Process for the removal electrolitically of nickel, chrome ot gold layers from the surface of copper or cupric alloys and equipemnt for carrying out the process
US4569016A (en) * 1983-06-30 1986-02-04 International Business Machines Corporation Mechanism for implementing one machine cycle executable mask and rotate instructions in a primitive instruction set computing system
US4862351A (en) * 1983-09-01 1989-08-29 Unisys Corporation Method of executing called activities via depictor-linked low level language microcode, hardware logic, and high level language commands; and apparatus for same
US4876639A (en) * 1983-09-20 1989-10-24 Mensch Jr William D Method and circuitry for causing sixteen bit microprocessor to execute eight bit op codes to produce either internal sixteen bit operation or internal eight bit operation in accordance with an emulation bit
US4947316A (en) * 1983-12-29 1990-08-07 International Business Machines Corporation Internal bus architecture employing a simplified rapidly executable instruction set
JPS6133546A (ja) * 1984-07-25 1986-02-17 Nec Corp 情報処理装置
US4716545A (en) * 1985-03-19 1987-12-29 Wang Laboratories, Inc. Memory means with multiple word read and single word write
US4745547A (en) * 1985-06-17 1988-05-17 International Business Machines Corp. Vector processing
JPH0827716B2 (ja) * 1985-10-25 1996-03-21 株式会社日立製作所 データ処理装置及びデータ処理方法
US4992934A (en) * 1986-12-15 1991-02-12 United Technologies Corporation Reduced instruction set computing apparatus and methods
EP0272198A3 (fr) * 1986-12-15 1991-10-16 United Technologies Corporation Appareil et méthodes de calcul à jeu d'instructions réduit
US5136696A (en) * 1988-06-27 1992-08-04 Prime Computer, Inc. High-performance pipelined central processor for predicting the occurrence of executing single-cycle instructions and multicycle instructions
JPH0748179B2 (ja) * 1988-10-12 1995-05-24 日本電気株式会社 データ処理装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51120147A (en) * 1975-04-12 1976-10-21 Nec Corp Information processor
JPS5394739A (en) * 1977-01-14 1978-08-19 Hitachi Ltd Computer of micro program control system
JPS6240740A (ja) * 1985-08-16 1987-02-21 Fujitsu Ltd 半導体装置の絶縁物アイソレ−シヨン領域の形成方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0650162U (ja) * 1992-12-17 1994-07-08 古河電気工業株式会社 耐雷電線

Also Published As

Publication number Publication date
DE68926385T2 (de) 1996-11-07
EP0375950A3 (fr) 1991-12-18
US5291586A (en) 1994-03-01
EP0375950A2 (fr) 1990-07-04
EP0375950B1 (fr) 1996-05-01
JPH02190930A (ja) 1990-07-26
DE68926385D1 (de) 1996-06-05

Similar Documents

Publication Publication Date Title
US5291586A (en) Hardware implementation of complex data transfer instructions
US5202972A (en) Store buffer apparatus in a multiprocessor system
EP0329942B1 (fr) File d'attente de mise en mémoire pour une configuration multiprocesseur à couplage extrait avec une mémoire cache à deux niveaux
US6161208A (en) Storage subsystem including an error correcting cache and means for performing memory to memory transfers
US4701844A (en) Dual cache for independent prefetch and execution units
US5276848A (en) Shared two level cache including apparatus for maintaining storage consistency
US5898866A (en) Method and apparatus for counting remaining loop instructions and pipelining the next instruction
US5307477A (en) Two-level cache memory system
US5511175A (en) Method an apparatus for store-into-instruction-stream detection and maintaining branch prediction cache consistency
US5347636A (en) Data processor which efficiently accesses main memory and input/output devices
US5940858A (en) Cache circuit with programmable sizing and method of operation
JPH0227440A (ja) 記憶システム
JPH08278886A (ja) データ処理システムでの拡張システム管理操作のための方法およびシステム
JPS63193230A (ja) 高性能マイクロプロセッサ集積回路とメモリ参照を行なう方法
US6901540B1 (en) TLB parity error recovery
US5226170A (en) Interface between processor and special instruction processor in digital data processing system
US5574883A (en) Single chip processing unit providing immediate availability of frequently used microcode instruction words
US6138206A (en) Data register for multicycle data cache read
US6363474B1 (en) Process switching register replication in a data processing system
GB2200481A (en) Maintaining coherence between a microprocessor's integrated cache and external memory
AU628458B2 (en) Apparatus and method for address translation of non-aligned double word virtual addresses
EP0348616B1 (fr) Sous-système de mémoire à antémémoire de correction d'erreur
US6209083B1 (en) Processor having selectable exception handling modes
EP0375892B1 (fr) Système de traitement de données
EP0156307A2 (fr) Processeur de pipeline à antémémoires doubles