JPH0582089B2 - - Google Patents
Info
- Publication number
- JPH0582089B2 JPH0582089B2 JP58221558A JP22155883A JPH0582089B2 JP H0582089 B2 JPH0582089 B2 JP H0582089B2 JP 58221558 A JP58221558 A JP 58221558A JP 22155883 A JP22155883 A JP 22155883A JP H0582089 B2 JPH0582089 B2 JP H0582089B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- low
- pass filter
- output
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000007599 discharging Methods 0.000 claims description 22
- 230000010355 oscillation Effects 0.000 claims description 21
- 239000003990 capacitor Substances 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 7
- 230000000694 effects Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0802—Details of the phase-locked loop the loop being adapted for reducing power consumption
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/199—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division with reset of the frequency divider or the counter, e.g. for assuring initial synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58221558A JPS60114030A (ja) | 1983-11-25 | 1983-11-25 | 間欠発振形周波数シンセサイザ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58221558A JPS60114030A (ja) | 1983-11-25 | 1983-11-25 | 間欠発振形周波数シンセサイザ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60114030A JPS60114030A (ja) | 1985-06-20 |
| JPH0582089B2 true JPH0582089B2 (enExample) | 1993-11-17 |
Family
ID=16768603
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58221558A Granted JPS60114030A (ja) | 1983-11-25 | 1983-11-25 | 間欠発振形周波数シンセサイザ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60114030A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2710969B2 (ja) * | 1988-12-05 | 1998-02-10 | 三菱電機株式会社 | 位相同期ループ装置 |
| JPH03273712A (ja) * | 1990-03-22 | 1991-12-04 | Mitsubishi Electric Corp | Pll回路 |
| US10778235B2 (en) * | 2018-10-28 | 2020-09-15 | Nuvoton Technology Corporation | Intermittent tuning of an oscillator |
-
1983
- 1983-11-25 JP JP58221558A patent/JPS60114030A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60114030A (ja) | 1985-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR940005934B1 (ko) | 위상차 검출회로 | |
| EP0202072B1 (en) | Frequency synthesizer | |
| AU663838B2 (en) | Frequency synthesizer using intermittently controlled phase locked loop | |
| JP2895342B2 (ja) | 移動無線機 | |
| JP3313998B2 (ja) | 位相同期回路 | |
| JPH04154318A (ja) | Pll周波数シンセサイザ | |
| US6215362B1 (en) | Phase-locked loop (PLL) for radio-frequency (RF) signals | |
| JPH011330A (ja) | 周波数シンセサイザ | |
| KR19990030005A (ko) | 저전압 전원용 반도체 장치 | |
| US5359297A (en) | VCO power-up circuit for PLL and method thereof | |
| US6173025B1 (en) | PLL frequency synthesizer using frequency dividers reset by initial phase difference | |
| US5361044A (en) | Phase locked loop frequency synthesizer | |
| JPH11103249A (ja) | Pll回路のデッドロック防止回路及びその方法 | |
| JPH0582089B2 (enExample) | ||
| US4935707A (en) | Current reduction of a synthesizer | |
| US5936473A (en) | Clock generator in which external oscillator is disabled after internal PLL becomes locked | |
| JPH04343525A (ja) | 周波数合成器を待機モードにする方法およびその装置 | |
| US6304147B1 (en) | Method and circuit for reduced power consumption in a charge pump circuit | |
| JPS61269421A (ja) | 初期位相整合形位相同期ル−プ回路 | |
| US20030189463A1 (en) | Current saving technique for charge pump based phase locked loops | |
| JP4343246B2 (ja) | 周波数シンセサイザおよびこれに用いるチャージポンプ回路 | |
| JP2001144609A (ja) | Pllシンセサイザ回路 | |
| JPS6349936B2 (enExample) | ||
| JPH0361371B2 (enExample) | ||
| JP2750580B2 (ja) | データ受信機の局部発振方式 |