JPH0580079B2 - - Google Patents

Info

Publication number
JPH0580079B2
JPH0580079B2 JP62177481A JP17748187A JPH0580079B2 JP H0580079 B2 JPH0580079 B2 JP H0580079B2 JP 62177481 A JP62177481 A JP 62177481A JP 17748187 A JP17748187 A JP 17748187A JP H0580079 B2 JPH0580079 B2 JP H0580079B2
Authority
JP
Japan
Prior art keywords
refresh
signal
reset
cpu
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62177481A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6421791A (en
Inventor
Hideyuki Maehara
Masami Tsukagoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP62177481A priority Critical patent/JPS6421791A/ja
Publication of JPS6421791A publication Critical patent/JPS6421791A/ja
Publication of JPH0580079B2 publication Critical patent/JPH0580079B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Dram (AREA)
JP62177481A 1987-07-16 1987-07-16 System controller Granted JPS6421791A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62177481A JPS6421791A (en) 1987-07-16 1987-07-16 System controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62177481A JPS6421791A (en) 1987-07-16 1987-07-16 System controller

Publications (2)

Publication Number Publication Date
JPS6421791A JPS6421791A (en) 1989-01-25
JPH0580079B2 true JPH0580079B2 (cs) 1993-11-05

Family

ID=16031664

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62177481A Granted JPS6421791A (en) 1987-07-16 1987-07-16 System controller

Country Status (1)

Country Link
JP (1) JPS6421791A (cs)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03203089A (ja) * 1989-12-28 1991-09-04 Tokyo Electric Co Ltd 擬似スタティックramのリセット回路

Also Published As

Publication number Publication date
JPS6421791A (en) 1989-01-25

Similar Documents

Publication Publication Date Title
EP0242879B1 (en) Data processor with wait control allowing high speed access
JP3142861B2 (ja) 二重領域メモリ制御器
JP3728468B2 (ja) メモリ制御装置
JP2551338B2 (ja) 情報処理装置
JPH0580079B2 (cs)
JPH03122745A (ja) Dma制御方式
JP3438503B2 (ja) 表示制御装置
JPS6129489A (ja) ダイナミツクメモリ制御方式
US5325515A (en) Single-component memory controller utilizing asynchronous state machines
JP2534278B2 (ja) メモリ制御回路
JP4174835B2 (ja) マイクロコントローラ
JPH05334183A (ja) メモリアクセス制御方法およびメモリ制御装置
JP2903413B2 (ja) Dramのリフレッシュ制御方法
JPH0636558A (ja) Dramのリフレッシュ方法
JP3147367B2 (ja) 主記憶制御回路
JPH0637470Y2 (ja) グラフィックス制御装置
JPS62214588A (ja) ダイナミツクメモリのリフレツシユ制御方法
JPH0142017B2 (cs)
JPH02111846U (cs)
JPS646495B2 (cs)
JPH1153252A (ja) メモリ制御回路
JPH08137737A (ja) Dram制御方式
JPH07141866A (ja) Dramセルフリフレッシュタイミング回路
JPH0370878B2 (cs)
JPS61166617A (ja) リセツト制御方式