JPH0571129B2 - - Google Patents

Info

Publication number
JPH0571129B2
JPH0571129B2 JP16285A JP16285A JPH0571129B2 JP H0571129 B2 JPH0571129 B2 JP H0571129B2 JP 16285 A JP16285 A JP 16285A JP 16285 A JP16285 A JP 16285A JP H0571129 B2 JPH0571129 B2 JP H0571129B2
Authority
JP
Japan
Prior art keywords
mask material
etching
groove
silicon
layer mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP16285A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61159737A (ja
Inventor
Masakatsu Kimizuka
Toshitaka Shibata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP16285A priority Critical patent/JPS61159737A/ja
Publication of JPS61159737A publication Critical patent/JPS61159737A/ja
Publication of JPH0571129B2 publication Critical patent/JPH0571129B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308Chemical or electrical treatment, e.g. electrolytic etching using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Element Separation (AREA)
JP16285A 1985-01-07 1985-01-07 半導体装置の製造方法 Granted JPS61159737A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16285A JPS61159737A (ja) 1985-01-07 1985-01-07 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16285A JPS61159737A (ja) 1985-01-07 1985-01-07 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS61159737A JPS61159737A (ja) 1986-07-19
JPH0571129B2 true JPH0571129B2 (enrdf_load_stackoverflow) 1993-10-06

Family

ID=11466340

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16285A Granted JPS61159737A (ja) 1985-01-07 1985-01-07 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS61159737A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP4361620A1 (en) 2022-10-28 2024-05-01 ARKRAY, Inc. Method for analyzing sample comprising hemoglobin a2 by capillary electrophoresis

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0407077A3 (en) * 1989-07-03 1992-12-30 American Telephone And Telegraph Company Trench etching in an integrated-circuit semiconductor device
JPH07326659A (ja) * 1994-06-02 1995-12-12 Hitachi Ltd 半導体集積回路装置の製造方法
JP7328276B2 (ja) 2021-05-27 2023-08-16 京セラ株式会社 非相反性導波路、アイソレータ、光スイッチ、光送受信機、データセンタ、及び製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP4361620A1 (en) 2022-10-28 2024-05-01 ARKRAY, Inc. Method for analyzing sample comprising hemoglobin a2 by capillary electrophoresis

Also Published As

Publication number Publication date
JPS61159737A (ja) 1986-07-19

Similar Documents

Publication Publication Date Title
US6284666B1 (en) Method of reducing RIE lag for deep trench silicon etching
KR100320830B1 (ko) 다층 구조의 실리콘 질화물 층에서 트렌치를 이방적으로에칭하는 프로세스 및 조성물과 금속 산화물 반도체 전계효과 트랜지스터를 형성하는 프로세스
US5629237A (en) Taper etching without re-entrance profile
EP0335459A2 (en) Electrical connections for electronic devices
US5960318A (en) Borderless contact etch process with sidewall spacer and selective isotropic etch process
JPS6242445A (ja) 集積回路の製造方法
JPH06163478A (ja) 半導体のドライエッチング方法
JPH06216230A (ja) Soiウエハ上のトレンチ構造及び製造方法
JPH10335444A (ja) 半導体装置の製造方法
US5384281A (en) Non-conformal and oxidizable etch stops for submicron features
EP0369953B1 (en) Tapering of holes through dielectric layers for forming contacts in integrated devices
JPH11135489A (ja) 半導体のエッチング方法
JPH0571129B2 (enrdf_load_stackoverflow)
JPH0680650B2 (ja) 半導体集積回路装置の製造方法
JPH0214548A (ja) 半導体装置およびその製造方法
JPH05283407A (ja) 半導体装置の製造方法
JPH0422021B2 (enrdf_load_stackoverflow)
EP0496169A1 (en) Method of integrated circuit fabrication including filling windows with conducting material
JPS6187337A (ja) 半導体装置の製造方法
JP3550276B2 (ja) 半導体装置の製造方法
KR100478488B1 (ko) 반도체 소자 및 그 제조 방법
KR100275501B1 (ko) 트렌치 형성 방법
JP3395719B2 (ja) 半導体装置の製造方法
JPS63289936A (ja) 溝パタン形成法
JPS62282457A (ja) 溝型コンデンサーを有する集積回路

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term