JPH0570346B2 - - Google Patents
Info
- Publication number
- JPH0570346B2 JPH0570346B2 JP7196985A JP7196985A JPH0570346B2 JP H0570346 B2 JPH0570346 B2 JP H0570346B2 JP 7196985 A JP7196985 A JP 7196985A JP 7196985 A JP7196985 A JP 7196985A JP H0570346 B2 JPH0570346 B2 JP H0570346B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- signal
- received signal
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000000630 rising effect Effects 0.000 claims description 9
- 230000005540 biological transmission Effects 0.000 description 5
- 230000003111 delayed effect Effects 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M5/00—Conversion of the form of the representation of individual digits
- H03M5/02—Conversion to or from representation by pulses
- H03M5/04—Conversion to or from representation by pulses the pulses having two levels
- H03M5/06—Code representation, e.g. transition, for a given bit cell depending only on the information in that bit cell
- H03M5/12—Biphase level code, e.g. split phase code, Manchester code; Biphase space or mark code, e.g. double frequency code
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7196985A JPS60232747A (ja) | 1985-04-05 | 1985-04-05 | 復調回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7196985A JPS60232747A (ja) | 1985-04-05 | 1985-04-05 | 復調回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60232747A JPS60232747A (ja) | 1985-11-19 |
| JPH0570346B2 true JPH0570346B2 (enExample) | 1993-10-04 |
Family
ID=13475807
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7196985A Granted JPS60232747A (ja) | 1985-04-05 | 1985-04-05 | 復調回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60232747A (enExample) |
-
1985
- 1985-04-05 JP JP7196985A patent/JPS60232747A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60232747A (ja) | 1985-11-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4390969A (en) | Asynchronous data transmission system with state variable memory and handshaking protocol circuits | |
| US4626789A (en) | Demodulating circuit for data signal | |
| US5179664A (en) | Symbol-wide elasticity buffer with a read-only section and a read-write section | |
| KR0174853B1 (ko) | 상대방 메모리를 이용한 두 프로세서간 비동기 직렬 통신 송/수신 장치 | |
| JPH0570346B2 (enExample) | ||
| JPH08279803A (ja) | バースト信号検出回路 | |
| JP2555723B2 (ja) | ビット・バッファ回路 | |
| JPS6124853B2 (enExample) | ||
| CA1322032C (en) | Serial data handling circuit | |
| JP3088144B2 (ja) | Fifoリセット回路 | |
| JPH0388535A (ja) | 受信データ処理装置 | |
| JP3137090B2 (ja) | エラー検出回路 | |
| JP2609888B2 (ja) | 信号伝送方式とその装置 | |
| JPH01245737A (ja) | シリアルデータ転送回路 | |
| JPH0470947A (ja) | 信号処理回路 | |
| JPS62133841A (ja) | 非同期直列方式デ−タ通信システム | |
| JPS6137819B2 (enExample) | ||
| JPH0562862B2 (enExample) | ||
| JPS61107847A (ja) | Fsk復調装置 | |
| JPS62164374A (ja) | 画像信号補正回路 | |
| JPH0564901B2 (enExample) | ||
| JPS61156955A (ja) | 非同期デ−タ転送方式 | |
| JPS62179246A (ja) | 信号受信装置 | |
| JPH0774739A (ja) | 調歩同期データ伝送装置 | |
| JPH0758888B2 (ja) | 信号脱落検出回路 |