JPH0566777B2 - - Google Patents

Info

Publication number
JPH0566777B2
JPH0566777B2 JP1475785A JP1475785A JPH0566777B2 JP H0566777 B2 JPH0566777 B2 JP H0566777B2 JP 1475785 A JP1475785 A JP 1475785A JP 1475785 A JP1475785 A JP 1475785A JP H0566777 B2 JPH0566777 B2 JP H0566777B2
Authority
JP
Japan
Prior art keywords
signal
output
input
selector
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1475785A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61173538A (ja
Inventor
Hiroshi Morimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP1475785A priority Critical patent/JPS61173538A/ja
Publication of JPS61173538A publication Critical patent/JPS61173538A/ja
Publication of JPH0566777B2 publication Critical patent/JPH0566777B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/18—Time-division multiplex systems using frequency compression and subsequent expansion of the individual signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
JP1475785A 1985-01-29 1985-01-29 フレ−ム多重型遅延器 Granted JPS61173538A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1475785A JPS61173538A (ja) 1985-01-29 1985-01-29 フレ−ム多重型遅延器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1475785A JPS61173538A (ja) 1985-01-29 1985-01-29 フレ−ム多重型遅延器

Publications (2)

Publication Number Publication Date
JPS61173538A JPS61173538A (ja) 1986-08-05
JPH0566777B2 true JPH0566777B2 (https=) 1993-09-22

Family

ID=11869959

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1475785A Granted JPS61173538A (ja) 1985-01-29 1985-01-29 フレ−ム多重型遅延器

Country Status (1)

Country Link
JP (1) JPS61173538A (https=)

Also Published As

Publication number Publication date
JPS61173538A (ja) 1986-08-05

Similar Documents

Publication Publication Date Title
US4920535A (en) Demultiplexer system
JPH07202839A (ja) デジタル情報パケットのアライメントのための回路と方法
ATE274263T1 (de) Optischer regenerator für hochbitratige zeitmultiplexierte signale
JPS592234B2 (ja) 押ボタンｐｃｍ符号化多周波信号用受信機
JPH0566777B2 (https=)
KR860002196A (ko) 버스트 게이트 발생장치
JPS6489765A (en) Noise reduction circuit
KR920007076B1 (ko) Pcm디코더의 동기 보호회로
SU1644147A1 (ru) Мажоритарно-резервированное устройство
KR100448089B1 (ko) 디지탈 오디오 인터페이스 장치
KR100195008B1 (ko) 기준클럭 감시회로
JPH0789610B2 (ja) 信号引伸ばし回路
JPS56164429A (en) Cue system for multiplex synchronizing operation
JPS61264933A (ja) 即時シフト式同期回路におけるハンチングモ−ド移行検出回路
KR930009401A (ko) MAC(Multiplexed Analogue Components) 신호의 라인동기 및 프레임(Frame) 동기검출회로
SU622210A1 (ru) Устройство дл мажоритарного выбора сигналов
SU1003076A1 (ru) Двоичный сумматор
KR890001847Y1 (ko) 데이터콜렉터 회로
JPS63292823A (ja) 複数信号線上の特定ビット計数回路
JPS6253079A (ja) Ｍｕｓｅ方式テレビジヨンシステム
JPH0271641A (ja) ブロック同期検出回路
JPH0427226A (ja) マルチフレーム同期検出回路
JPH029245A (ja) 同期回路
JPS63139418A (ja) 一定周期のパルス信号検出回路
JPH0424899A (ja) アラーム監視回路