JPH0566632B2 - - Google Patents

Info

Publication number
JPH0566632B2
JPH0566632B2 JP60080211A JP8021185A JPH0566632B2 JP H0566632 B2 JPH0566632 B2 JP H0566632B2 JP 60080211 A JP60080211 A JP 60080211A JP 8021185 A JP8021185 A JP 8021185A JP H0566632 B2 JPH0566632 B2 JP H0566632B2
Authority
JP
Japan
Prior art keywords
flip
time
signal value
logic circuit
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60080211A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61240337A (ja
Inventor
Yoshito Mizogami
Masayuki Myoshi
Osamu Tada
Motonori Nagafuji
Ichiro Matsumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Computer Engineering Co Ltd
Original Assignee
Hitachi Ltd
Hitachi Computer Engineering Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Computer Engineering Co Ltd filed Critical Hitachi Ltd
Priority to JP60080211A priority Critical patent/JPS61240337A/ja
Publication of JPS61240337A publication Critical patent/JPS61240337A/ja
Publication of JPH0566632B2 publication Critical patent/JPH0566632B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • G06F11/261Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP60080211A 1985-04-17 1985-04-17 論理回路シミユレ−シヨン方法 Granted JPS61240337A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60080211A JPS61240337A (ja) 1985-04-17 1985-04-17 論理回路シミユレ−シヨン方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60080211A JPS61240337A (ja) 1985-04-17 1985-04-17 論理回路シミユレ−シヨン方法

Publications (2)

Publication Number Publication Date
JPS61240337A JPS61240337A (ja) 1986-10-25
JPH0566632B2 true JPH0566632B2 (enrdf_load_html_response) 1993-09-22

Family

ID=13712050

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60080211A Granted JPS61240337A (ja) 1985-04-17 1985-04-17 論理回路シミユレ−シヨン方法

Country Status (1)

Country Link
JP (1) JPS61240337A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5191541A (en) * 1990-05-14 1993-03-02 Sun Microsystems, Inc. Method and apparatus to improve static path analysis of digital circuits

Also Published As

Publication number Publication date
JPS61240337A (ja) 1986-10-25

Similar Documents

Publication Publication Date Title
US6173241B1 (en) Logic simulator which can maintain, store, and use historical event records
JPS60164848A (ja) モデリング動作の方法
US5805859A (en) Digital simulator circuit modifier, network, and method
JPH0566632B2 (enrdf_load_html_response)
US20030125921A1 (en) Circuit simulation apparatus, circuit simulation method, circuit simulation program, and storage medium storing circuit simulation program
US6629289B2 (en) Timing verifying system in which waveform slew is considered
CN116205174A (zh) 一种基于uvm的异步微处理器验证方法及系统
JP3013800B2 (ja) 非同期fifo回路
CN115021727A (zh) 时钟信号监测电路及方法
JP2937139B2 (ja) 論理回路の遅延検証方法
JPS6323581B2 (enrdf_load_html_response)
JP3329221B2 (ja) Lsi試験装置
US20070176696A1 (en) Programmable oscillators for high frequency clock generation for simulation environments
JP3003645B2 (ja) 論理シミュレーション方法及びその制御プログラムを記録した記録媒体
JP3123982B2 (ja) 論理シミュレーション方法
JP2001155043A (ja) 論理シミュレーションにおけるタイミングチェック方法およびタイミングチェック方法を記録した記録媒体
JPH117461A (ja) 論理シミュレーション方法およびテストパターン生成装置
JP3119793B2 (ja) クロック乗せ換え回路
JP2924968B2 (ja) 時間双方向シミュレーション装置
JP2817455B2 (ja) タイミング検証システム
JP2990813B2 (ja) 故障シミュレーション方法
JP2912700B2 (ja) 半導体集積回路のシミュレーション方法
JP3087319B2 (ja) タイミング検証システム
JP2638337B2 (ja) エラーカウンタ回路
CN119005116A (zh) 芯片设计方法及系统、计算机程序产品

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term