JPH0561799B2 - - Google Patents

Info

Publication number
JPH0561799B2
JPH0561799B2 JP21049187A JP21049187A JPH0561799B2 JP H0561799 B2 JPH0561799 B2 JP H0561799B2 JP 21049187 A JP21049187 A JP 21049187A JP 21049187 A JP21049187 A JP 21049187A JP H0561799 B2 JPH0561799 B2 JP H0561799B2
Authority
JP
Japan
Prior art keywords
copper oxide
green sheet
unfired
copper
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP21049187A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6453597A (en
Inventor
Minehiro Itagaki
Osamu Makino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP21049187A priority Critical patent/JPS6453597A/ja
Publication of JPS6453597A publication Critical patent/JPS6453597A/ja
Publication of JPH0561799B2 publication Critical patent/JPH0561799B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Conductive Materials (AREA)
JP21049187A 1987-08-25 1987-08-25 Manufacture of ceramic multilayered board Granted JPS6453597A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21049187A JPS6453597A (en) 1987-08-25 1987-08-25 Manufacture of ceramic multilayered board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21049187A JPS6453597A (en) 1987-08-25 1987-08-25 Manufacture of ceramic multilayered board

Publications (2)

Publication Number Publication Date
JPS6453597A JPS6453597A (en) 1989-03-01
JPH0561799B2 true JPH0561799B2 (US20030204162A1-20031030-M00001.png) 1993-09-07

Family

ID=16590229

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21049187A Granted JPS6453597A (en) 1987-08-25 1987-08-25 Manufacture of ceramic multilayered board

Country Status (1)

Country Link
JP (1) JPS6453597A (US20030204162A1-20031030-M00001.png)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0529765A (ja) * 1990-08-23 1993-02-05 Ngk Insulators Ltd セラミツク多層配線基板およびその製造方法
TW507484B (en) * 2000-03-15 2002-10-21 Matsushita Electric Ind Co Ltd Method of manufacturing multi-layer ceramic circuit board and conductive paste used for the same

Also Published As

Publication number Publication date
JPS6453597A (en) 1989-03-01

Similar Documents

Publication Publication Date Title
JP2785544B2 (ja) 多層セラミック基板の製造方法
JP3351043B2 (ja) 多層セラミック基板の製造方法
JPH06100377A (ja) 多層セラミック基板の製造方法
JPH0561799B2 (US20030204162A1-20031030-M00001.png)
JP2003031948A (ja) セラミック多層基板の製造方法
JP2803414B2 (ja) 多層セラミック基板の製造方法
JPH0561797B2 (US20030204162A1-20031030-M00001.png)
JPH11224984A (ja) セラミック多層基板の製造方法
JP3100796B2 (ja) 多層セラミック基板の製造方法
JPH0561798B2 (US20030204162A1-20031030-M00001.png)
JPH10294561A (ja) 高脱バインダ性多層配線基板およびその製法
JPH05167253A (ja) 多層セラミック基板の製造方法
JP3316944B2 (ja) 多層セラミック基板の積層方法
JPS61292392A (ja) セラミツク配線基板の製造方法
JPH02166793A (ja) 多層セラミック回路基板の製造方法
JP2002076628A (ja) ガラスセラミック基板の製造方法
JPH05327220A (ja) 多層セラミック基板の製造方法
JPH08134388A (ja) 導電性インキ
JP3197147B2 (ja) 多層セラミック基板の製造方法
JPH01321692A (ja) セラミック多層基板の製造方法
JP2001267743A (ja) セラミック積層基板の製造方法
JP2002299835A (ja) 多層回路基板前駆体、および多層回路基板の製造方法
JPH07202372A (ja) セラミック配線基板とその製造方法及びその実装構造
JPH07202428A (ja) 多層回路基板の製造方法
JPS6164189A (ja) セラミツク多層配線基板の製造方法