JPH0556598B2 - - Google Patents
Info
- Publication number
- JPH0556598B2 JPH0556598B2 JP60003096A JP309685A JPH0556598B2 JP H0556598 B2 JPH0556598 B2 JP H0556598B2 JP 60003096 A JP60003096 A JP 60003096A JP 309685 A JP309685 A JP 309685A JP H0556598 B2 JPH0556598 B2 JP H0556598B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- memory
- address
- cycle
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 70
- 238000000034 method Methods 0.000 claims description 8
- 230000003111 delayed effect Effects 0.000 claims description 4
- 230000000630 rising effect Effects 0.000 description 7
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 3
- 238000003079 width control Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60003096A JPS61162886A (ja) | 1985-01-11 | 1985-01-11 | メモリアクセス方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60003096A JPS61162886A (ja) | 1985-01-11 | 1985-01-11 | メモリアクセス方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61162886A JPS61162886A (ja) | 1986-07-23 |
| JPH0556598B2 true JPH0556598B2 (es) | 1993-08-19 |
Family
ID=11547809
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60003096A Granted JPS61162886A (ja) | 1985-01-11 | 1985-01-11 | メモリアクセス方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61162886A (es) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2715410B2 (ja) * | 1986-11-27 | 1998-02-18 | 松下電器産業株式会社 | メモリ制御装置 |
| JPS63144491A (ja) * | 1986-12-05 | 1988-06-16 | Alps Electric Co Ltd | ダイナミツクｒａｍのコントロ−ル方式 |
| JPH02210685A (ja) * | 1989-02-10 | 1990-08-22 | Tokyo Electric Co Ltd | Ｄｒａｍコントローラ |
| JP2658958B2 (ja) * | 1995-03-31 | 1997-09-30 | 日本電気株式会社 | Ｄｍａコントローラ |
-
1985
- 1985-01-11 JP JP60003096A patent/JPS61162886A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61162886A (ja) | 1986-07-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0199134B1 (en) | High performance memory system | |
| JP4077874B2 (ja) | ダイナミック・ランダム・アクセス・メモリ・システム | |
| US6035371A (en) | Method and apparatus for addressing a static random access memory device based on signals for addressing a dynamic memory access device | |
| KR950012019B1 (ko) | 반도체메모리장치의 데이타출력버퍼 | |
| KR100393860B1 (ko) | 랜덤액세스메모리 | |
| JPH04230544A (ja) | ダイナミックメモリシステムのタイミングを動的に設定するデータ処理装置 | |
| JPH08102188A (ja) | 同期型半導体記憶装置 | |
| JP3177094B2 (ja) | 半導体記憶装置 | |
| US6163500A (en) | Memory with combined synchronous burst and bus efficient functionality | |
| US5291580A (en) | High performance burst read data transfer operation | |
| JP2004536417A (ja) | 読出及び書込動作でバースト順序が異なるアドレッシングを行うメモリデバイス | |
| US5185719A (en) | High speed dynamic, random access memory with extended reset/precharge time | |
| KR20020040111A (ko) | 쿼드 데이터 레이트 싱크로노스 에스램의 리드/라이트를위한 워드라인 및 비트라인 구동 방법 및 그 회로 | |
| US4811305A (en) | Semiconductor memory having high-speed serial access scheme | |
| US6259651B1 (en) | Method for generating a clock phase signal for controlling operation of a DRAM array | |
| KR960042730A (ko) | 반도체기억장치 | |
| JPH05274862A (ja) | 半導体メモリ装置 | |
| US6324122B1 (en) | RAM synchronized with a signal | |
| JP3123473B2 (ja) | 半導体記憶装置 | |
| JPH0556598B2 (es) | ||
| JPS6146916B2 (es) | ||
| JP3765452B2 (ja) | 半導体記憶装置 | |
| KR100211483B1 (ko) | 블록 기록 시스템을 이용하는 반도체 메모리 | |
| US5363337A (en) | Integrated circuit memory with variable addressing of memory cells | |
| EP0468135B1 (en) | A high speed dynamic, random access memory with extended reset/precharge time |