JPH0554749B2 - - Google Patents

Info

Publication number
JPH0554749B2
JPH0554749B2 JP685685A JP685685A JPH0554749B2 JP H0554749 B2 JPH0554749 B2 JP H0554749B2 JP 685685 A JP685685 A JP 685685A JP 685685 A JP685685 A JP 685685A JP H0554749 B2 JPH0554749 B2 JP H0554749B2
Authority
JP
Japan
Prior art keywords
cpu
communication
slave
data
master
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP685685A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61166244A (ja
Inventor
Keiichiro Shimada
Shinji Takada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP685685A priority Critical patent/JPS61166244A/ja
Publication of JPS61166244A publication Critical patent/JPS61166244A/ja
Publication of JPH0554749B2 publication Critical patent/JPH0554749B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Small-Scale Networks (AREA)
JP685685A 1985-01-18 1985-01-18 システム内通信方式 Granted JPS61166244A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP685685A JPS61166244A (ja) 1985-01-18 1985-01-18 システム内通信方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP685685A JPS61166244A (ja) 1985-01-18 1985-01-18 システム内通信方式

Publications (2)

Publication Number Publication Date
JPS61166244A JPS61166244A (ja) 1986-07-26
JPH0554749B2 true JPH0554749B2 (cs) 1993-08-13

Family

ID=11649872

Family Applications (1)

Application Number Title Priority Date Filing Date
JP685685A Granted JPS61166244A (ja) 1985-01-18 1985-01-18 システム内通信方式

Country Status (1)

Country Link
JP (1) JPS61166244A (cs)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4615965B2 (ja) * 2003-11-05 2011-01-19 ルネサスエレクトロニクス株式会社 通信システム、該通信システムを有する情報処理装置及び制御
US7765269B2 (en) 2003-11-05 2010-07-27 Renesas Technology Corporation Communications system, and information processing device and control device incorporating said communications system

Also Published As

Publication number Publication date
JPS61166244A (ja) 1986-07-26

Similar Documents

Publication Publication Date Title
JP3566304B2 (ja) バス制御装置及びバス制御システム
JP2002232508A (ja) 電子装置及び電子装置で使用されるインタフェース・プロトコールを自動的に切り換える方法
US20100064083A1 (en) Communications device without passive pullup components
CN101089838A (zh) 一种实现i2c读写时序的方法
JP2778222B2 (ja) 半導体集積回路装置
JPS59140536A (ja) 複数個の端末装置に接続された非同期バスと同期バスとの間の２方向デ−タ転送を制御し、各端末装置はそれ自身の同期信号を前記同期バスに送る並列インタフエ−ス
WO2024183093A1 (zh) 测试系统
CN104834620A (zh) 串行外设接口spi总线电路、实现方法以及电子设备
CN117222994A (zh) 使用共享时钟和专用数据线的i2c总线架构
CN103235767A (zh) 一种主从mii管理接口串行通信方法
JPH0610800B2 (ja) 非同期信号の同期方法
JP2002518729A (ja) 異なるクロックレートで動作する装置を接続するインターフェイス装置及びインターフェイスの動作方法
JPH0554749B2 (cs)
US5586151A (en) Transmission rate control system for information processing system
KR900007704B1 (ko) 전전자 교환기의 주변기기 제어버스의 통신방법
CN115563036B (zh) 一种采用三个spi代替ssi多从机的通信设备
JP3974370B2 (ja) マスタ・スレーブ間通信方法及びそのシステム
KR100295683B1 (ko) 인터아이씨의 제너럴콜 어크날리지장치및 방법
CN101436119A (zh) 一种与存储卡通讯的系统和方法
SU966687A1 (ru) Устройство дл сопр жени
JPH04131957A (ja) データ転送システム
SU1672459A1 (ru) Устройство дл сопр жени ЭВМ с внешним накопителем
JPS6329871A (ja) データ転送インタフェイス回路の制御装置
SU1614016A1 (ru) Устройство дл ввода информации
JPS60209864A (ja) デ−タ伝送用回路装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term