JPH0550898B2 - - Google Patents
Info
- Publication number
- JPH0550898B2 JPH0550898B2 JP1254285A JP1254285A JPH0550898B2 JP H0550898 B2 JPH0550898 B2 JP H0550898B2 JP 1254285 A JP1254285 A JP 1254285A JP 1254285 A JP1254285 A JP 1254285A JP H0550898 B2 JPH0550898 B2 JP H0550898B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- channel
- bit
- clock
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005540 biological transmission Effects 0.000 claims description 24
- 238000001514 detection method Methods 0.000 claims description 23
- 230000008054 signal transmission Effects 0.000 claims description 5
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 239000000284 extract Substances 0.000 claims description 4
- 230000001934 delay Effects 0.000 claims description 2
- 229920000729 poly(L-lysine) polymer Polymers 0.000 description 18
- 238000005070 sampling Methods 0.000 description 16
- 238000010586 diagram Methods 0.000 description 12
- 230000003111 delayed effect Effects 0.000 description 8
- 238000000034 method Methods 0.000 description 7
- 230000000630 rising effect Effects 0.000 description 5
- 230000010363 phase shift Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 3
- 238000013139 quantization Methods 0.000 description 3
- 101100113692 Caenorhabditis elegans clk-2 gene Proteins 0.000 description 1
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 1
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000010587 phase diagram Methods 0.000 description 1
- 230000000979 retarding effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60012542A JPS61172448A (ja) | 1985-01-28 | 1985-01-28 | 多位相同期回路 |
| CA000473451A CA1261012A (en) | 1984-02-03 | 1985-02-01 | Polyphase phase lock oscillator |
| US06/732,797 US4682327A (en) | 1984-02-03 | 1985-02-02 | Polyphase phase lock oscillator |
| PCT/JP1985/000043 WO1985003610A1 (en) | 1984-02-03 | 1985-02-02 | Multi-phase synchronizing circuit |
| DE8585900765T DE3585001D1 (de) | 1984-02-03 | 1985-02-02 | Multiphasen-synchronisierungsschaltung. |
| EP85900765A EP0171436B1 (en) | 1984-02-03 | 1985-02-02 | Multi-phase synchronizing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60012542A JPS61172448A (ja) | 1985-01-28 | 1985-01-28 | 多位相同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61172448A JPS61172448A (ja) | 1986-08-04 |
| JPH0550898B2 true JPH0550898B2 (enrdf_load_stackoverflow) | 1993-07-30 |
Family
ID=11808220
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60012542A Granted JPS61172448A (ja) | 1984-02-03 | 1985-01-28 | 多位相同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61172448A (enrdf_load_stackoverflow) |
-
1985
- 1985-01-28 JP JP60012542A patent/JPS61172448A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61172448A (ja) | 1986-08-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0103460B1 (en) | Improvements in or relating to data interconnecting networks | |
| US3995119A (en) | Digital time-division multiplexing system | |
| US5058141A (en) | Single circuit for detecting a frame synchronization pattern and generating control signals | |
| US4694196A (en) | Clock recovery circuit | |
| US4833474A (en) | A/D converter | |
| JPH05506554A (ja) | ディジタル信号受信装置及び方法 | |
| US4682327A (en) | Polyphase phase lock oscillator | |
| GB2151437A (en) | Frame aligner for use in telecommunication exchange systems | |
| JPH0550898B2 (enrdf_load_stackoverflow) | ||
| JPH0344467B2 (enrdf_load_stackoverflow) | ||
| JPS5926136B2 (ja) | クロツク再生回路 | |
| JPS61127243A (ja) | ビツト位相同期回路 | |
| JP3085448B2 (ja) | 通信システム | |
| US4053708A (en) | Asynchronous sample pulse generator | |
| JP3047416B2 (ja) | インタフェース回路 | |
| SU1474658A1 (ru) | Устройство ввода асинхронного цифрового потока | |
| JPH0115182B2 (enrdf_load_stackoverflow) | ||
| JPS62257238A (ja) | デ−タ並列伝送方式 | |
| JPH02135832A (ja) | タイミング生成回路 | |
| JP3026391B2 (ja) | ビット列補償回路 | |
| JP2009159114A (ja) | ビット同期回路 | |
| JPH01188049A (ja) | タイミング方式 | |
| JPH0738554A (ja) | バースト信号位相制御回路 | |
| JPH0313773B2 (enrdf_load_stackoverflow) | ||
| JPH06338783A (ja) | Ｄｐｌｌ回路 |