JPH0313773B2 - - Google Patents

Info

Publication number
JPH0313773B2
JPH0313773B2 JP59264048A JP26404884A JPH0313773B2 JP H0313773 B2 JPH0313773 B2 JP H0313773B2 JP 59264048 A JP59264048 A JP 59264048A JP 26404884 A JP26404884 A JP 26404884A JP H0313773 B2 JPH0313773 B2 JP H0313773B2
Authority
JP
Japan
Prior art keywords
circuit
signal
channel
output
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59264048A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61142834A (ja
Inventor
Eiichi Kobayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59264048A priority Critical patent/JPS61142834A/ja
Publication of JPS61142834A publication Critical patent/JPS61142834A/ja
Publication of JPH0313773B2 publication Critical patent/JPH0313773B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/04Speed or phase control by synchronisation signals
    • H04L7/048Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59264048A 1984-12-14 1984-12-14 多チヤネル分離装置のチヤネル同期回路 Granted JPS61142834A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59264048A JPS61142834A (ja) 1984-12-14 1984-12-14 多チヤネル分離装置のチヤネル同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59264048A JPS61142834A (ja) 1984-12-14 1984-12-14 多チヤネル分離装置のチヤネル同期回路

Publications (2)

Publication Number Publication Date
JPS61142834A JPS61142834A (ja) 1986-06-30
JPH0313773B2 true JPH0313773B2 (enrdf_load_stackoverflow) 1991-02-25

Family

ID=17397822

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59264048A Granted JPS61142834A (ja) 1984-12-14 1984-12-14 多チヤネル分離装置のチヤネル同期回路

Country Status (1)

Country Link
JP (1) JPS61142834A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9312124D0 (en) * 1993-06-11 1993-07-28 Inmos Ltd Encoding digital data

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54161816A (en) * 1978-06-12 1979-12-21 Kansai Electric Power Co Inc:The Time-division type information transmission device
JPS57152257A (en) * 1981-03-16 1982-09-20 Nec Corp Block synchronization system

Also Published As

Publication number Publication date
JPS61142834A (ja) 1986-06-30

Similar Documents

Publication Publication Date Title
US4891808A (en) Self-synchronizing multiplexer
US4694472A (en) Clock adjustment method and apparatus for synchronous data communications
EP0333122B1 (en) Method and apparatus for frame synchronization
US3995119A (en) Digital time-division multiplexing system
US5828670A (en) Distribution of synchronization in a synchronous optical environment
US3995120A (en) Digital time-division multiplexing system
GB1047639A (en) Improvements in or relating to time division transmission systems
US4247936A (en) Digital communications system with automatic frame synchronization and detector circuitry
JPH04207883A (ja) クロック同期方式
JPH0313773B2 (enrdf_load_stackoverflow)
JPS62276938A (ja) デイジタル同期回路
CA1074029A (en) Framing circuit for digital signals using evenly spaced alternating framing bits
US5349585A (en) Method for transmitting two digital signals which are independent of one another
US5715285A (en) Data transmission apparatus, a data receiving apparatus, and a data transmission system
US3792201A (en) Time-division multiplex framing circuit
JP2859111B2 (ja) クロック同期方法と装置
SU1348883A1 (ru) Устройство дл передачи кодовых сообщений
US5943373A (en) External protocol hooks system and method
JP2937783B2 (ja) スタッフ同期方式
JPH0232827B2 (enrdf_load_stackoverflow)
JPS5911222B2 (ja) マルチフレ−ム同期方式
JP2940945B2 (ja) クロック信号再生方式
SU563734A1 (ru) Устройство дл контрол многоканальной системы св зи с временным разделением каналов
JP2894705B2 (ja) 同期信号多重伝送方式
JPH0530068A (ja) 調歩式データ多重化方式