JPS61142834A - 多チヤネル分離装置のチヤネル同期回路 - Google Patents

多チヤネル分離装置のチヤネル同期回路

Info

Publication number
JPS61142834A
JPS61142834A JP59264048A JP26404884A JPS61142834A JP S61142834 A JPS61142834 A JP S61142834A JP 59264048 A JP59264048 A JP 59264048A JP 26404884 A JP26404884 A JP 26404884A JP S61142834 A JPS61142834 A JP S61142834A
Authority
JP
Japan
Prior art keywords
signal
phase
circuit
clock
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59264048A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0313773B2 (enrdf_load_stackoverflow
Inventor
Eiichi Kobayashi
栄一 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59264048A priority Critical patent/JPS61142834A/ja
Publication of JPS61142834A publication Critical patent/JPS61142834A/ja
Publication of JPH0313773B2 publication Critical patent/JPH0313773B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59264048A 1984-12-14 1984-12-14 多チヤネル分離装置のチヤネル同期回路 Granted JPS61142834A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59264048A JPS61142834A (ja) 1984-12-14 1984-12-14 多チヤネル分離装置のチヤネル同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59264048A JPS61142834A (ja) 1984-12-14 1984-12-14 多チヤネル分離装置のチヤネル同期回路

Publications (2)

Publication Number Publication Date
JPS61142834A true JPS61142834A (ja) 1986-06-30
JPH0313773B2 JPH0313773B2 (enrdf_load_stackoverflow) 1991-02-25

Family

ID=17397822

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59264048A Granted JPS61142834A (ja) 1984-12-14 1984-12-14 多チヤネル分離装置のチヤネル同期回路

Country Status (1)

Country Link
JP (1) JPS61142834A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07170297A (ja) * 1993-06-11 1995-07-04 Inmos Ltd ディジタルデータのエンコード方式

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54161816A (en) * 1978-06-12 1979-12-21 Kansai Electric Power Co Inc:The Time-division type information transmission device
JPS57152257A (en) * 1981-03-16 1982-09-20 Nec Corp Block synchronization system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54161816A (en) * 1978-06-12 1979-12-21 Kansai Electric Power Co Inc:The Time-division type information transmission device
JPS57152257A (en) * 1981-03-16 1982-09-20 Nec Corp Block synchronization system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07170297A (ja) * 1993-06-11 1995-07-04 Inmos Ltd ディジタルデータのエンコード方式

Also Published As

Publication number Publication date
JPH0313773B2 (enrdf_load_stackoverflow) 1991-02-25

Similar Documents

Publication Publication Date Title
US4891808A (en) Self-synchronizing multiplexer
EP0333122B1 (en) Method and apparatus for frame synchronization
US4694472A (en) Clock adjustment method and apparatus for synchronous data communications
JPH04207883A (ja) クロック同期方式
JPS62276938A (ja) デイジタル同期回路
US10476659B2 (en) SPDIF clock and data recovery with sample rate converter
JPS61142834A (ja) 多チヤネル分離装置のチヤネル同期回路
US4010325A (en) Framing circuit for digital signals using evenly spaced alternating framing bits
US5715285A (en) Data transmission apparatus, a data receiving apparatus, and a data transmission system
US5781587A (en) Clock extraction circuit
GB1525611A (en) Data processing system in a receiving terminal of a pcm-tdma communications system
KR100224578B1 (ko) 디지탈 위상폐루프회로를 이용한 타이밍복원방법 및 그 장치
JP2859111B2 (ja) クロック同期方法と装置
US5943373A (en) External protocol hooks system and method
SU569042A1 (ru) Приемное устройство телеметрической системы
JPH10308082A (ja) データセパレータ
JPH08256138A (ja) クロック抽出回路
JP2894705B2 (ja) 同期信号多重伝送方式
JPS61295729A (ja) 周波数情報伝送方式
JPH0221183B2 (enrdf_load_stackoverflow)
JPH09181709A (ja) Ｃｍｉ符号用クロック抽出回路
JPH023579B2 (enrdf_load_stackoverflow)
JPH0232827B2 (enrdf_load_stackoverflow)
JPH07120952B2 (ja) Ｃｍｉ復号化回路
JPH06125356A (ja) 同期回路