JPH0548022B2 - - Google Patents

Info

Publication number
JPH0548022B2
JPH0548022B2 JP561383A JP561383A JPH0548022B2 JP H0548022 B2 JPH0548022 B2 JP H0548022B2 JP 561383 A JP561383 A JP 561383A JP 561383 A JP561383 A JP 561383A JP H0548022 B2 JPH0548022 B2 JP H0548022B2
Authority
JP
Japan
Prior art keywords
time
control command
division communication
division
communication path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP561383A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59131253A (ja
Inventor
Juzo Sasaki
Takeshi Sanpei
Kazuhiko Mukai
Tomihide Seo
Tatsuo Yoshe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Original Assignee
Fujitsu Ltd
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, Nippon Telegraph and Telephone Corp, Oki Electric Industry Co Ltd, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP561383A priority Critical patent/JPS59131253A/ja
Publication of JPS59131253A publication Critical patent/JPS59131253A/ja
Publication of JPH0548022B2 publication Critical patent/JPH0548022B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/22—Arrangements for supervision, monitoring or testing
    • H04M3/24—Arrangements for supervision, monitoring or testing with provision for checking the normal operation
    • H04M3/244—Arrangements for supervision, monitoring or testing with provision for checking the normal operation for multiplex systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
JP561383A 1983-01-17 1983-01-17 二重化時分割通話路の動作照合試験方式 Granted JPS59131253A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP561383A JPS59131253A (ja) 1983-01-17 1983-01-17 二重化時分割通話路の動作照合試験方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP561383A JPS59131253A (ja) 1983-01-17 1983-01-17 二重化時分割通話路の動作照合試験方式

Publications (2)

Publication Number Publication Date
JPS59131253A JPS59131253A (ja) 1984-07-28
JPH0548022B2 true JPH0548022B2 (enrdf_load_stackoverflow) 1993-07-20

Family

ID=11616037

Family Applications (1)

Application Number Title Priority Date Filing Date
JP561383A Granted JPS59131253A (ja) 1983-01-17 1983-01-17 二重化時分割通話路の動作照合試験方式

Country Status (1)

Country Link
JP (1) JPS59131253A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63193648A (ja) * 1987-02-04 1988-08-10 Nec Corp 時分割スイツチ回路の障害処理方式

Also Published As

Publication number Publication date
JPS59131253A (ja) 1984-07-28

Similar Documents

Publication Publication Date Title
US4015246A (en) Synchronous fault tolerant multi-processor system
US4670871A (en) Reliable synchronous inter-node communication in a self-routing network
US4380052A (en) Single transmission bus data network employing a daisy-chained bus data assignment control line which can bypass non-operating stations
US5572620A (en) Fault-tolerant voter system for output data from a plurality of non-synchronized redundant processors
JPS63288538A (ja) 通信装置
JP3108393B2 (ja) Ｐｌｃを用いた制御システム
JPS5985161A (ja) デ−タ伝送装置
JP2818164B2 (ja) データ信号伝送方法および装置
EP0288650B1 (en) Protocol and apparatus for a control link between a control unit and several devices
JPH0548022B2 (enrdf_load_stackoverflow)
US4551836A (en) Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system
RU1819116C (ru) Трехканальная резервированная система
US4327409A (en) Control system for input/output apparatus
JPS6242419B2 (enrdf_load_stackoverflow)
SU1109730A1 (ru) Устройство дл сопр жени с микропроцессором
JP2679506B2 (ja) クロック切替方式
JPH0376059B2 (enrdf_load_stackoverflow)
JPS6019532B2 (ja) エラー検出制御方式
JPH02223248A (ja) コマンド・レスポンス方式データバス端末装置
SU1408438A1 (ru) Устройство дл тестового контрол процессора
JPH04135268A (ja) マルチｃｐｕシステム
SU1104515A1 (ru) Микропрограммное устройство управлени
JPS5872226A (ja) クロツク切替え回路
JPS58105649A (ja) ２重ル−プ状デ−タ伝送システムのデ−タ伝送方法
JPS5838808B2 (ja) マルチプロセツサシステムにおけるデ−タ転送方式